Technology Trends: DDR4 first look
Kristin Lewotsky, EETimes
9/27/2012 2:26 PM EDT
Some seven years after launching development of DDR4, JEDEC has officially released the new standard (JESD79-4). DDR4 features a per-pin data rate of 1.6 GT/s, with an initial maximum objective of 3.2 GT/s. With DDR3 exceeding its original targeted performance of 1.6 GT/s, look for higher performance speed grades to be added in future releases. The DDR4 architecture consists of an 8n prefetch with two or four selectable bank groups, which enables simultaneous activation, read, write, or refresh operations to be conducted in each unique bank group. The standard was also designed to encompass stacked memory, with stacks of up to eight memory devices acting as a single signal load. With the announcement, we thought it was a good opportunity to sit down with Todd Farrell, chairman of the JC-42.3C Subcommittee for DRAM Timing and director of technical marketing at Micron, to learn more.
Related Semiconductor IP
- DDR4 multiPHY SP - SS 14LPP
- DDR4 multiPHY - UMC 28HPC18
- DDR4 multiPHY - TSMC 28HPC+18
- DDR4 PHY - TSMC N7
- Performance Enhanced version of uMCTL2 supporting DDR4, DDR3, DDR2, LPDDR4, LPDDR3 and LPDDR2 for Automotive
Related News
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- Faraday Reports First Quarter 2024 Results
- oneNav announces the first L5-direct GNSS receiver technology
- Unveiling the Availability of Industry's First Silicon-Proven 3nm, 24Gbps UCIe™ IP Subsystem with TSMC CoWoS® Technology
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers