Synopsys Galaxy Design Platform Enables 90 Percent of Volume-Production FinFET Designs
Vast Majority of Designers Choose Synopsys Implementation Tools for Move from Test Chips to Production Tapeout
MOUNTAIN VIEW, Calif. -- March 10, 2015 -- Synopsys, Inc. (Nasdaq: SNPS) today announced that its Galaxy™ Design Platform enables 90 percent of the production tapeouts of FinFET-based designs. Over 20 industry leaders worldwide have successfully completed more than 100 FinFET tapeouts using the platform. Foundries including GLOBALFOUNDRIES, Intel Custom Foundry, Samsung and others have implemented test chip and production FinFET tapeouts with Galaxy Design Platform for mutual customers including Achronix, Global Unichip Corporation (GUC), HiSilicon Technologies, Marvell, Netronome, NVIDIA, Samsung and others, representing a broad spectrum of application markets, including consumer electronics, wireless, graphics, microprocessor and networking devices.
FinFET-based process nodes offer a number of advantages including greater density, lower power and higher performance. New, innovative technologies in the Galaxy Design Platform implementation tools seamlessly handle the myriad new design rules associated with the shift from planar to 3D transistors to enable these advantages. Synopsys has engaged in comprehensive collaboration with foundry partners to ensure all the tools in the Galaxy Design Platform have been updated to support the process changes introduced by FinFET devices including multi-patterning and local interconnect structures. The updated tools include the Design Compiler® synthesis solution, TetraMAX® ATPG, IC Compiler™ and IC Compiler II place and route solutions, PrimeTime® signoff solution, StarRC™ extraction, HSPICE®, CustomSim™ and FineSim® simulation products, Galaxy Custom Designer® schematic, and Laker® layout tools as well as IC Validator physical verification.
"Long-standing and close collaboration with foundries and end-users of FinFET technology has enabled Synopsys to reach this significant milestone," said Antun Domic, executive vice president and general manager of the Design Group at Synopsys. "Over the past few years, companies have deployed the Galaxy Design Platform for production of semiconductors using FinFET devices. Our customers require the highest performance and lowest power for their designs, which is driving their transition to FinFET. Designers can confidently use Galaxy tools for their FinFET designs and achieve superior quality of results."
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP, and is also a leader in software quality and security testing with its Coverity® solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related News
- Synopsys Galaxy Design Platform Certified for Samsung Foundry 14LPP FinFET Process
- Keysight, Synopsys, and Ansys Accelerate RFIC Semiconductor Design with New Reference Flow for TSMC's Advanced 4nm RF FinFET Process
- GUC Tapes Out Complex 3D Stacked Die Design on Advanced FinFET Node Using Cadence Integrity 3D-IC Platform
- TSMC and Synopsys Bring Breakthrough NVIDIA Computational Lithography Platform to Production
Latest News
- NanoIC adds advanced SRAM memory macros to its N2 pathfinding PDK
- EagleChip Selects CAST TSN IP Core to Enhance Advanced Intelligent Control SoC
- ASICLAND Joins 2025 TSMC OIP Forum, Expanding Its Role in the Global Semiconductor Ecosystem
- KP Labs and Frontgrade Gaisler join forces to advance fault-tolerant computing for next-generation space missions
- CXL Consortium Releases the Compute Express Link 4.0 Specification Increasing Speed and Bandwidth