Startup takes dual IP, ESL role
(07/17/2006 9:01 AM EDT)
SANTA CRUZ, Calif.
— CebaTech Inc., launched in 2004 by a group of chip designers who had developed high-level compilation technology for their own needs, this week will announce plans to offer both TCP/IP intellectual property (IP) and the C-language compiler that was used to create it.
CebaTech (Eatontown, N.J.) was started by designers who had developed a behavioral Verilog-to-RTL compiler at Sandgate Technologies in 2000. At that time, Tim Sullivan, former general manager of Lucent's optical area networking division, contracted with the Sandgate engineers to build a 1-Gbyte transport offload engine. Sullivan later joined up with three former Sandgate engineers to launch CebaTech, which he heads as president and CEO.
CebaTech today is expected to divulge plans to offer a tool that can compile C-language descriptions in- to synthesizable register-transfer-level code, as well as compile untimed C into cycle-accurate C models. The company claims to support an electronic system-level (ESL) design methodology that allows an entire system-on-chip to be coded in C and to run in a native C software environment where the cycle-accurate model precisely represents the behavior of the generated RTL.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
- High-Speed 3.3V I/O library with 8kV ESD Protection in TSPCo 65nm
- Verification IP for DisplayPort/eDP
- Wirebond Digital and Analog Library in TSMC 65nm
Related News
- Wipro-NewLogic announces Dual Role Device MAC IP Core based on Certified Wireless USB Technology
- Wipro-NewLogic and Alereon Demonstrate Wireless USB Dual Role Device Solution
- Mentor Graphics Vista ESL Platform Takes Center Stage in Mentor's ESL Strategy with Expanded Functionality
- Innovative Logic Announced Licensing of Their USB3.1 SuperSpeedPlus Dual Role IP
Latest News
- Movellus and RTX’s SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
- DARPA Selects Cerebras to Deliver Next Generation, Real-Time Compute Platform for Advanced Military and Commercial Applications
- Rapidity Space to Demonstrate Performance Capabilities of the GR765 Platform with SIMD Support
- Telestream Integrates intoPIX’s JPEG XS Technology into PRISM for Advanced IP Video Monitoring
- UMC Unveils New Fab Expansion in Singapore in Grand Opening Ceremony