SiFive Sees Big Year for RISC-V
Startup expects many design wins, new players
By Rick Merritt, EETimes
February 14, 2019
SAN JOSE, Calif. — If Naveed Sherwani gets his way, 2019 will be a year to remember for his startup, SiFive, the RISC-V architecture, and maybe even the whole semiconductor industry.
By the end of the year, SiFive could have cores that span the range of its entrenched rival Arm, said Sherwani, who in late 2017 was named CEO of the startup founded by RISC-V creators at Berkeley. This year, all RISC-V companies together could win more new sockets than Arm, he predicted.
The startup and the broader movement it is a part of are injecting new energy into a maturing chip sector. They are enabling more established companies to follow Apple’s lead in designing their own chips. And they are making it easier and cheaper for small startup teams to get into chip design.
“I’m seeing SiFive as more than an opportunity to make money; it’s an opportunity to revive the semiconductor industry, to bring new people into it,” he said.
To read the full article, click here
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
Related News
- ESWIN Computing Pairs SiFive CPU, Imagination GPU and In House NPU in Latest RISC-V Edge Computing SoC
- SiFive Announces New High-performance RISC-V Datacenter Processor for Demanding AI Workloads
- PQShield and SiFive collaborate to advance post-quantum cryptography in RISC-V
- SiFive and Arkmicro Accelerate RISC-V Adoption in Automotive Electronics with SiFive's Automotive IP for the High-end SoC Market
Latest News
- JEDEC Releases New LPDDR6 Standard to Enhance Mobile and AI Memory Performance
- Cadence Introduces Industry-First LPDDR6/5X 14.4Gbps Memory IP to Power Next-Generation AI Infrastructure
- QuickLogic to Showcase Configurable eFPGA IP for Aerospace and Defense at NSREC 2025
- Spectral Releases MemoryRx software to assemble Testchips
- SiPearl: Final closing of €130m Series A with Cathay Venture (Taiwan), EIC Fund and France 2030