Sidense Surpasses 100 Customers and Achieves Best Year Ever
Fiscal year ends with record bookings, wide market coverage and strong patent portfolio.
Ottawa, Canada – October 16, 2012 – Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) one-time programmable (OTP) memory IP cores, has announced that it has licensed its 1T-OTP memory IP to the Company’s 100th customer. The company also achieved the best fiscal year ending September 30th, with the highest bookings in the Company’s history. Additionally, Sidense has built a strong antifuse patent portfolio, backing its 1T-OTP as a preferred antifuse NVM technology choice across the semiconductor industry.
Sidense 1T-OTP is now licensed to more than 100 customers including several of the top semiconductor manufacturers and is now designed into devices in mass production in all major semiconductor markets including: media processors, display drivers, automotive sensors, image sensors, wireless peripherals and microcontrollers. 1T-OTP is available with more than 10 foundry partners and IDMs including all top-tier foundries. Sidense also broadened the process node availability from 180nm to 28nm for the Company’s products. To further align the portfolio with customers’ requirements, 1T-OTP has been ported to power/BCD processes qualified for automotive applications and high-voltage processes for display drivers.
“Licensing to our 100th customer, our extensive coverage and our record results further demonstrate that 1T-OTP memory is becoming the preferred choice of antifuse NVM for its small footprints, application flexibility and broad range of foundry nodes and options,” said Tom Schild, Sidense’s Vice President of Worldwide Marketing and Sales.
Sidense has also strengthened its antifuse patent portfolio and now has more than 100 patents issued or pending. In addition to growing its patent portfolio this year, Sidense recently won summary judgment of non-infringement of the three patents asserted against it by Kilopass.
“The last fiscal year has been very successful, working with our partners and customers to surpass important milestones in our company’s growth” added Xerxes Wania, Sidense President and CEO. “Backed by our portfolio of over 100 patents issued or pending, our 1T-OTP memory products have successfully met many challenges, legal and technology-based, and we continue to help contribute to more customers’ successes in many diverse applications spanning all major semiconductor market segments.”
About Sidense Corp.
Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required. The Company’s innovative one-transistor 1T-Fuse™ architecture provides the industry’s smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (LNVM) IP solution. With over 100 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.
Sidense SiPROM, SLP and ULP memory products, embedded in more than 240 customer designs, are available from 180nm down to 28nm and are scalable to 20nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com.
Related Semiconductor IP
- OTP
- 64x1 Bits OTP (One-Time Programmable) IP, TSMC 0.18um SiGe BiCMOS 1.8V/3.3V General Purpose Process
- 8Kx16 Bits OTP (One-Time Programmable) IP, DB HiTek AN180 1.8V / 5V Process
- 128x16 Bits OTP (One-Time Programmable) IP, DBHitek 0.13um BCD Process Platforms
- 8Kx8 Bits OTP (One-Time Programmable) IP, MXIC 0.18um 1.8V/5V Logic/BCD Process
Related News
- Date 2002 conference to spotlight IP, SoC issues
- Intellectual-property issues stall SoC designs
- Cadence Solves VHDL IP Protection and Distribution Issues for SOC Design With New VHDL Model Packager
- Embedded-processor designers wrestle with peripheral-IP issues
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers