IP Catalog > OTP

OTP IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (1,166)
Compare 1,166 IP from 20 vendors (1 - 10)
  • GF 22FDX 5.5V OTP Auto-Grade1 IO Staggered
    • Designers face the challenge of creating secure, cost-effective, low power, and reliable SoC designs
    • Synopsys’ embedded one-time programmable (OTP) non-volatile memory (NVM) IP, based on XHF architecture, enables designers to address these challenges
    • Synopsys’ OTP NVM IP architecture provides high levels of security, high yields, low power, and excellent reliability, which is why Synopsys OTP NVM is the leader in antifuse technology with >10B units shipped and availability in more than a dozen foundries
    • Synopsys OTP NVM IP is silicon-verified in TSMC N4P, N5, N5A, N6, and N7
    Block Diagram -- GF 22FDX 5.5V OTP Auto-Grade1 IO Staggered
  • GF 22FDX 5.5V OTP Auto-Grade1 IO Inline
    • Designers face the challenge of creating secure, cost-effective, low power, and reliable SoC designs
    • Synopsys’ embedded one-time programmable (OTP) non-volatile memory (NVM) IP, based on XHF architecture, enables designers to address these challenges
    • Synopsys’ OTP NVM IP architecture provides high levels of security, high yields, low power, and excellent reliability, which is why Synopsys OTP NVM is the leader in antifuse technology with >10B units shipped and availability in more than a dozen foundries
    • Synopsys OTP NVM IP is silicon-verified in TSMC N4P, N5, N5A, N6, and N7
    Block Diagram -- GF 22FDX 5.5V OTP Auto-Grade1 IO Inline
  • NVM OTP XBC TSMC N7 1.8V
    • Designers face the challenge of creating secure, cost-effective, low power, and reliable SoC designs
    • Synopsys’ embedded one-time programmable (OTP) non-volatile memory (NVM) IP, based on XHF architecture, enables designers to address these challenges
    • Synopsys’ OTP NVM IP architecture provides high levels of security, high yields, low power, and excellent reliability, which is why Synopsys OTP NVM is the leader in antifuse technology with >10B units shipped and availability in more than a dozen foundries
    • Synopsys OTP NVM IP is silicon-verified in TSMC N4P, N5, N5A, N6, and N7
    Block Diagram -- NVM OTP XBC TSMC N7 1.8V
  • NVM OTP XBC TSMC N6 1.8V
    • Designers face the challenge of creating secure, cost-effective, low power, and reliable SoC designs
    • Synopsys’ embedded one-time programmable (OTP) non-volatile memory (NVM) IP, based on XHF architecture, enables designers to address these challenges
    • Synopsys’ OTP NVM IP architecture provides high levels of security, high yields, low power, and excellent reliability, which is why Synopsys OTP NVM is the leader in antifuse technology with >10B units shipped and availability in more than a dozen foundries
    • Synopsys OTP NVM IP is silicon-verified in TSMC N4P, N5, N5A, N6, and N7
    Block Diagram -- NVM OTP XBC TSMC N6 1.8V
  • NVM OTP XBC TSMC N5A 1.2V Automotive Grade 1 with Functional Safety
    • Designers face the challenge of creating secure, cost-effective, low power, and reliable SoC designs
    • Synopsys’ embedded one-time programmable (OTP) non-volatile memory (NVM) IP, based on XHF architecture, enables designers to address these challenges
    • Synopsys’ OTP NVM IP architecture provides high levels of security, high yields, low power, and excellent reliability, which is why Synopsys OTP NVM is the leader in antifuse technology with >10B units shipped and availability in more than a dozen foundries
    • Synopsys OTP NVM IP is silicon-verified in TSMC N4P, N5, N5A, N6, and N7
    Block Diagram -- NVM OTP XBC TSMC N5A 1.2V Automotive Grade 1 with Functional Safety
  • NVM OTP XBC TSMC N5 1.2V
    • Designers face the challenge of creating secure, cost-effective, low power, and reliable SoC designs
    • Synopsys’ embedded one-time programmable (OTP) non-volatile memory (NVM) IP, based on XHF architecture, enables designers to address these challenges
    • Synopsys’ OTP NVM IP architecture provides high levels of security, high yields, low power, and excellent reliability, which is why Synopsys OTP NVM is the leader in antifuse technology with >10B units shipped and availability in more than a dozen foundries
    • Synopsys OTP NVM IP is silicon-verified in TSMC N4P, N5, N5A, N6, and N7
    Block Diagram -- NVM OTP XBC TSMC N5 1.2V
  • NVM OTP XBC TSMC N4P 1.2V
    • Designers face the challenge of creating secure, cost-effective, low power, and reliable SoC designs
    • Synopsys’ embedded one-time programmable (OTP) non-volatile memory (NVM) IP, based on XHF architecture, enables designers to address these challenges
    • Synopsys’ OTP NVM IP architecture provides high levels of security, high yields, low power, and excellent reliability, which is why Synopsys OTP NVM is the leader in antifuse technology with >10B units shipped and availability in more than a dozen foundries
    • Synopsys OTP NVM IP is silicon-verified in TSMC N4P, N5, N5A, N6, and N7
    Block Diagram -- NVM OTP XBC TSMC N4P 1.2V
  • Secure OTP
    • Up to 128kb mass production OTP with built-in instant hardware encryption (customization available)
    • Comprehensive anti-tamper designs in physical and RTL
    • APB control interface with secure/non-secure access privilege
    • Four 256-bit hardware PUF fingerprints for scrambling drop-in-use Secure OTP Storage
    Block Diagram -- Secure OTP
  • 64x1 Bits OTP (One-Time Programmable) IP, TSMC 0.18um SiGe BiCMOS 1.8V/3.3V General Purpose Process
    • Fully compatible with TSMC 0.18um SiGe BiCMOS 1.8V/3.3V General Purpose process
    • Wide operating voltage range:
    • – Read voltage: 1.8 V ± 10% VDD and VDDP
    • – Program Voltage: 2.7-3.63 V VDDP and 1.8 V ± 10% VDD
  • 8Kx16 Bits OTP (One-Time Programmable) IP, DB HiTek AN180 1.8V / 5V Process
    • Fully compatible with DB HiTek AN180 1.8V(w/ option-1) / 5V(Baseline) Process
    • Program voltage: 3.75 V ± 5% VDDP, and 1.5–1.98 V VDD, 1 bit at a time
    • Read voltage: 1.5–5.5 V VDDP and 1.5–1.98 V VDD, 16 bits at a time
    • Access time: 10-us program time per bit. 200-ns (5 MHz) read cycle or 113-ns (8.8 MHz) read cycle with 75% duty cycle (TCKH = 85 ns) and SAP = 0
×
Semiconductor IP