Semidynamics: The landscape for RISC-V and AI compute
An interview with Semidynamics CEO Roger Espasa.
By David Harold, Jon Peddie Research (February 24, 2025)
Semidynamics CEO Roger Espasa discusses the company’s high-performance, configurable RISC-V IP, which emphasizes memory bandwidth and customization for AI and HPC. He highlights their Gazzillion Misses latency-handling IP, integrated tensor units, and focus on real-world performance over benchmarks. Espasa sees RISC-V gaining ground on Arm, balancing standardization with flexibility, and predicts a shift in AI and chiplet adoption.
Semidynamics CEO Roger Espasa discusses the company’s high-performance, configurable RISC-V IP, which emphasizes memory bandwidth and customization for AI and HPC. He highlights their Gazzillion Misses latency-handling IP, integrated tensor units, and focus on real-world performance over benchmarks. Espasa sees RISC-V gaining ground on Arm, balancing standardization with flexibility, and predicts a shift in AI and chiplet adoption.
Its solutions range from stand-alone CPU cores to all-in-one designs (including NPUs) built around tensor, vector, and CPU combinations. One of Semidynamics’ key differentiators is its emphasis on memory bandwidth and customization. Features like the Gazzillion TLB (translation lookaside buffer) and configurable memory subsystems allow designers to adapt processors to specific workloads, particularly for AI and data-intensive applications.
In an interview with JPR’s David Harold, Semidynamics CEO Roger Espasa talks about the company’s RISC-V IP and what he envisions for RISC-V’s future.
To read the full article, click here
Related Semiconductor IP
- 64-bit Out-of-Order RISC-V Customisable IP Core
- 64-bit in-order RISC-V Customisable IP Core
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
Related News
- The role of RISC-V in the European Processor Initiative - Interview with Roger Espasa
- Semidynamics Announces Cervell™ All-in-One RISC-V NPU Delivering Scalable AI Compute for Edge and Datacenter Applications
- SiFive’s New RISC-V IP Combines Scalar, Vector and Matrix Compute to Accelerate AI from the Far Edge IoT to the Data Center
- UPMEM selects Semidynamics RISC-V AI IP for Large Language Model Application
Latest News
- NXP Completes Acquisitions of Aviva Links and Kinara to Advance Automotive Connectivity and AI at the Intelligent Edge
- RISC-V Summit spurs new round of automotive support
- xMEMS Raises $21M Series D to Accelerate Commercial Scale of Breakthrough piezoMEMS Technologies for AI-Enabled Consumer Devices
- PQShield and Carahsoft Partner to Make Powerful Post-Quantum Cryptography Solutions Available to Government Agencies
- GlobalFoundries and Silicon Labs Expand Partnership to Accelerate Wireless Connectivity Solutions and Strengthen U.S. Chip Manufacturing