Atrenta's SpyGlass-CDC Solution Boosts IP Integration Efficiency for Fujitsu Kyushu Network Technologies
San Jose, Calif., Nov. 17, 2009 - Atrenta Inc., the leading provider of Early Design Closure® solutions to radically improve design efficiency throughout the IC design flow, today announced that Fujitsu Kyushu Network Technologies, a leader in innovative technologies for network and service management solutions, has adopted its SpyGlass®-CDC product. Fujitsu Kyushu Network Technologies will broadly deploy the tool to help reduce design risks associated with semiconductor IP integration.
Early Design Closure solutions from Atrenta allow design capture, verification, optimization and exploration early in the design flow at the register transfer language (RTL) stage, when it's faster and easier to correct problems and explore alternatives. This approach facilitates propagation of design efficiencies to detailed, back-end implementation with minimized schedule risk.
Atrenta's SpyGlass-CDC product analyzes system-on-chip (SoC) designs to ensure complex clock synchronization schemes such as FIFOs and handshakes are correct. Bugs in faulty clock domain synchronizations between IP blocks on a chip are hard to find with conventional design tools and represent a leading cause of chip re-spins and field reliability issues. "Atrenta's SpyGlass-CDC product allows us to ensure correct clock synchronization in our complex ASIC and FPGA designs," said Yuji Yoshitani, senior engineer at Fujitsu Kyushu Network Technologies System Logic Development Center. "We have deployed SpyGlass-CDC as a mandatory part of our ASIC and FPGA design flows to verify correct synchronization as early as possible and allow us to take corrective action if necessary."
"The use of third party semiconductor IP from multiple sources, with multiple clock domains, is a fact of life these days for complex SoCs," said Mike Gianfagna, vice president of marketing at Atrenta. "Our SpyGlass-CDC product is very effective at finding clock synchronization bugs that can easily become chip killers. We're delighted that Fujitsu Kyushu Network Technologies has chosen SpyGlass to assist with their leading edge designs."
About Atrenta
Atrenta is the leading provider of Early Design Closure® solutions to radically improve design efficiency throughout the IC design flow. Customers benefit from Atrenta tools and methodologies to capture design intent, explore implementation alternatives, validate RTL and optimize designs early, before expensive and time-consuming detailed implementation. With over 150 customers, including the world's top 10 semiconductor companies, Atrenta provides the most comprehensive solution in the industry for Early Design Closure. For more information, visit www.atrenta.com.
Related Semiconductor IP
- CXL 3 Controller IP
- PCIe GEN6 PHY IP
- FPGA Proven PCIe Gen6 Controller IP
- Real-Time Microcontroller - Ultra-low latency control loops for real-time computing
- AI inference engine for real-time edge intelligence
Related News
- NEDO Approves Rapidus' FY2024 Plan and Budget for "Research and Development of 2nm-generation semiconductor integration technology and short TAT manufacturing technology based on Japan-US collaboration"
- Successful tape out of Chip Interfaces' JESD204D IP by a tier 1 semiconductor company
- Qualitas Semiconductor Expands Cutting-Edge IP Portfolio with the Successful Development of the MIPI DSI-2 TX Controller Solution
- Silicon Creations Collaborates with Interex Semiconductor to Distribute High-Performance IPs in India
Latest News
- LDRA Joins Microchip’s Mi-V Ecosystem, Expanding Functional Safety and Security Support for the RISC-V® Architecture
- Europe takes a major step towards digital autonomy in supercomputing and AI with the launch of DARE project
- GUC Monthly Sales Report - February 2025
- Codasip selected to design a high-end RISC-V processor for the EU-funded DARE project
- Infineon brings RISC-V to the automotive industry and is first to announce an automotive RISC-V microcontroller family