Scaling Down Semi Process Nodes for IoT Apps
Bernard Cole, EETimes
11/9/2015 10:00 AM EST
In recent months, some major semiconductor companies and IC foundries have announced that they have scaled down transistor sizes in ICs to as little as 14 nanometers, setting the stage for the next step in reducing size and cost of Internet of Things system-on-chip designs.
Not so fast, said Tom Starnes, semiconductor industry analyst at Objective Analysis. He points out that most of these announcements have more to do with standard microprocessor architectures and are unrelated to the requirements of Internet of Things (IoT} devices.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
- SHA-256 Secure Hash Algorithm IP Core
Related News
- Thalia Design Automation announces AMALIA Platform release 25.3 qualified for advanced process nodes down to 4nm
- Chipidea unveils a comprehensive, multi standard WLAN/WiMAX AFE portfolio in tech nodes down to 90nm
- Cadence Enhances Unified Custom/Analog Flow to Boost Productivity at Nodes Down to 20nm
- Synopsys and Samsung Foundry Collaborate to Deliver Fastest Design Closure and Signoff for Process Nodes Down to 3nm
Latest News
- Alchip Appoints Freddy Engineer Chief Business Officer and North America General Manager
- Perceptia Devices and Dolphin Semiconductor Partner to Deliver Best-in-Class IP Portfolio Covering Power Management, Clocking, High-Quality Audio and In-Situ Monitoring
- TSMC Chases Soaring AI Demand
- EU DARE Project Is Scrambling to Replace Codasip
- Sofics and Alcyon Photonics Partner to Support Next-Generation Photonic Systems