Elecard SATA Controller IP Core hits the market
January 2, 2012 -- Elecard announces release of Elecard SATA Controller IP Core for communication between FPGA systems and external devices via SATA inteface.
Today, Elecard Devices CJSC, a leading developer of codecs and products for digital video, announced the release of Elecard SATA Host Link Layer GTP controller (SATA LL) IP Core, an HDL-based package that implements the SATA link layer for communication between systems designed using FPGA Xilinx Virtex-5 and external devices via the SATA interface.
The SATA LL IP core is the ideal product that can be applied in already existing RAID-controlled data storage and acquisition systems that require a high-speed and cost-efficient link layer solution that is fully compliant to the latest Serial ATA specification. The physical layer is implemented using Virtex-5 FPGA RocketIO GTP Transceiver, whereas other Xilinx devices such as Spartan-6 and Virtex-6 can also be applied.
For more information please visit the product's page.
Related Semiconductor IP
- SATA Controller IP Core
- SATA Controller IP, SATA Gen-3, Soft IP
- SATA Controller IP, SATA Gen-3 Host, Soft IP
- SATA HOST CONTROLLER IIP
- SATA 3 Controller IP
Related News
- CAST Introduces Microsecond Channel Controller IP Core for Automotive Power and Sensor Interfaces
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
- Digital Blocks DB9000 Display Controller IP Core Family Extends Leadership in 8K, Automotive, Medical, Aerospace, and Industrial SoC Designs
- TES offers CAN Flexible Data-Rate Controller IP Core for System-on-Chip (SoC) Designs
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs