Europe’s stealth leading-edge process technology
By Nick Flaherty, eeNews Europe | February 23, 2026

Europe has been at the forefront of semiconductor process technology for 40 years, but recently the calls to have leading edge technology in the region have grown louder.
For the last 20 years, a technology has been developed in the region that provides leading edge performance and can be manufactured in Europe. That technology is fully depleted silicon-on-insulator (FD-SOI), and the latest pilot line at CEA-Leti in Grenoble, France, promises to deliver the same performance as today’s 3nm technology, with lower cost and lower power consumption.
This process can be manufactured in Europe which is a critical step forward, not just for the automotive and industrial markets, but for chips for the exploding AI market where the region lags behind.
However the fact that FD-SOI can be a leading edge process for AI chips is perhaps not well known, as it has been focussed on analog mixed signal and radio devices.
To read the full article, click here
Related Semiconductor IP
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
Related News
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- Perceptia Begins Port of pPLL03 to Samsung 8nm Process Technology
- Credo Launches 224G PAM4 SerDes IP on TSMC N3 Process Technology
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
Latest News
- Caspia Launches New RTL Security Analyzer Enabling Agentic Silicon Security Verification
- Europe’s stealth leading-edge process technology
- Combined CapEx of Top Eight CSPs to Exceed $710 Billion in 2026; Google Leads ASIC Deployment with TPUs
- UMC Announces Key Changes in Executive Leadership
- Akeana Partners with Axiomise for Formal Verification of Its Cores