One on One with RISC-V CTO Mark Himelstein
By Nitin Dahad, EETimes (August 7, 2020)
This week, the RISC-V community member organization, RISC-V International, announced the appointment of 16 board members to the new legal entity headquartered in Switzerland, as it transitions away from the old RISC-V Foundation entity.
The organization also hired a full-time chief technology officer, Mark Himelstein, in June 2020. We caught up with him in an online interview last month to talk about his role, challenges, if any, to widespread adoption of RISC-V, and about the effect of geo-politics.
To read the full article, click here
Related Semiconductor IP
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
Related News
- The CTO interview: with Ivo Bolsens of Xilinx
- Interview: Harry Luan, Kilopass' CTO and VP of R&D, Addresses SoC Design Challenges
- The role of RISC-V in the European Processor Initiative - Interview with Roger Espasa
- Andy Nightingale, VP of Product Marketing at Arteris – Interview Series
Latest News
- BrainChip Expands Global Reach, Announces Akida Boards and AI Development Kits Available at DigiKey
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard