Renesas Adopts Cadence Virtuoso Technology for Mixed-Signal and Analog Design at its Global Design Centers
Constraint-Driven Design and Verification Expected to Reduce Turnaround Time by 30%
SAN JOSE, Calif. -- Jan 26, 2010 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today announced that Renesas Technology Corp. has upgraded to the latest version of Cadence® Virtuoso® technology at its global design centers. Renesas anticipates the constraint-driven design and verification capabilities in Virtuoso IC 6.1 will shave up to 30 percent off the turnaround time for its mixed-signal and analog designs while maintaining their high quality standards.
âThrough our extensive evaluation, we now have confidence that Virtuoso IC 6.1 significantly shortens design turnaround time and brings us unparalleled productivity gains in our analog/mixed-signal designs,â said Takao Sato, department manager, SIP & Analog EDA Technology Development Dept. in the Design Technology Div. at Renesas Technology Corp. âWe have used Virtuoso technology for analog and mixed-signal designs for years and expect great results with our deployment of Virtuoso IC 6.1 at our worldwide design sites.â
The constraint-driven methodology enabled by Virtuoso IC 6.1 technology can ease the way for IP reuse, while its constraint-driven verification capability can cut the time needed to ensure design intent is maintained.
Renesas cited the Virtuoso technologyâs advanced automation, including its yield optimization, parasitic-aware design mode and constraint template features as being extremely useful. Renesas engineers are using the constraint template to develop complex constraints for layout automation. The companyâs use of SKILL-based process design kits (PDKs) allows for more complex Pcells and faster design time with high-quality results.
âCadence and Renesas have had a long relationship when it comes to using Virtuoso," said Tom Beckley, corporate vice president at Cadence. âWe are pleased that Renesas has both seen and verified the value of our IC 6.1 offering and are now deploying it successfully throughout their design groups."
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Samsung Foundry Certifies Cadence Virtuoso Studio Flow to Automate Analog IP Migration on Advanced Process Technologies
- Cadence AI-Based Virtuoso Studio Certified for Samsung Foundry PDKs for Mature and Advanced Nodes
- Cadence AI-Powered Virtuoso Studio Supports RF and mmWave Design Reference Flows for TSMC N16RF, N6RF and N4PRF
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Latest News
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development
- VSORA and GUC Partner on Jotunn8 Datacenter AI Inference Processor
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool