Reducing Power in Next-Gen Processors and IP
By Jessica Davis -- 5/16/2006
Electronic News
Even as the need to reduce power and heat has become a driving priority for processor designers and manufacturers, better processor performance is the force that continues to push processor evolution.
Getting both of these at the same time has seemed almost contradictory to an industry that has often relied on higher frequencies for higher performance.
But this week at the In-Stat Spring Processor Forum, MIPS Technologies, ARM and LSI Logic offered up their answers to the challenge of delivering both lower power and higher performance during the session: Next-Generation Licensable Processors and IP.
Electronic News
Even as the need to reduce power and heat has become a driving priority for processor designers and manufacturers, better processor performance is the force that continues to push processor evolution.
Getting both of these at the same time has seemed almost contradictory to an industry that has often relied on higher frequencies for higher performance.
But this week at the In-Stat Spring Processor Forum, MIPS Technologies, ARM and LSI Logic offered up their answers to the challenge of delivering both lower power and higher performance during the session: Next-Generation Licensable Processors and IP.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Marvell Unveils Industry’s First 64 Gbps/wire Bi-Directional Die-to-Die Interface IP in 2nm to Power Next Generation XPUs
- Cadence Introduces Industry-First LPDDR6/5X 14.4Gbps Memory IP to Power Next-Generation AI Infrastructure
- aiMotive Signs License Agreement with Socionext for aiWare NPU IP to Power Next-Gen ADAS SoC
- EXTOLL collaborates with ERIDAN as a Key Partner for Lowest Power High-Speed SerDes IP on GlobalFoundries’ 22FDX
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP