Reconfigurable cores boost processor power
Clive Maxfield, EE Times
(02/20/2006 10:00 AM EST)
The first commercial microprocessor, Intel's 4004, debuted in 1971 with 2,300 transistors, a 108-kHz system clock and a 4-bit bus. Since then, chip architects have increased the computational performance and throughput of the 4004's successors by increasing the transistor count, the data bus width or the clock speed, and by introducing such execution-related tweaks as pipelining and speculative execution.
But as those traditional techniques run out of steam, microprocessor and system designers are breaking out of the mold and crafting architectures that combine multiple processing cores combined with reconfigurable computing techniques.
Applications often drive the type of solution. For example, an FPGA may perform certain DSP tasks very efficiently, but one typically wouldn't use one as the main processing element in a desktop computer. Similarly, Intel and AMD processors are applicable to a wide variety of computing applications, but you wouldn't expect to find one powering a cell phone.
(02/20/2006 10:00 AM EST)
The first commercial microprocessor, Intel's 4004, debuted in 1971 with 2,300 transistors, a 108-kHz system clock and a 4-bit bus. Since then, chip architects have increased the computational performance and throughput of the 4004's successors by increasing the transistor count, the data bus width or the clock speed, and by introducing such execution-related tweaks as pipelining and speculative execution.
But as those traditional techniques run out of steam, microprocessor and system designers are breaking out of the mold and crafting architectures that combine multiple processing cores combined with reconfigurable computing techniques.
Applications often drive the type of solution. For example, an FPGA may perform certain DSP tasks very efficiently, but one typically wouldn't use one as the main processing element in a desktop computer. Similarly, Intel and AMD processors are applicable to a wide variety of computing applications, but you wouldn't expect to find one powering a cell phone.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Ultra-low power 5G Sub-6GHz RF Transceiver IP Cores at 22nm, available for immediate licensing for Cellular and Industrial IoT applications
- USB 3.2 OTG Controller and PHY IP Cores for ultra-high speed, lossless data and power delivery are available for immediate licensing
- Andes Technology's N25F RISC-V Processor Enables Superior Performance And Low Power For Phison's X1 Enterprise SSD Controller
- USB 4.0 Host and Device Controller IP Cores unleashing the Power of High-Speed Connectivity with tunnelling of Display Port and PCIe is now available for Licensing
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP