PMC-Sierra plans to use 32-bit cores from MIPS Technologies
PMC-Sierra plans to use 32-bit cores from MIPS Technologies
By Semiconductor Business News
March 6, 2001 (11:27 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010306S0016
MOUNTAIN VIEW, Calif. -- MIPS Technologies Inc. here today (March 6) announced it has licensed its 32-bit embedded processor technology to PMC-Sierra Inc. for use in chip products aimed at networking applications. PMC-Sierra in Burnaby, British Columbia, already uses MIPS Technologies' 64-bit processor cores. "Licensing their 32-bit technology expands our product offerings for the access and core broadband infrastructure markets," said Kevin Huscroft, vice president of R&D and chief technology officer at PMC-Sierra. Terms of the new licensing pact were not released. PMC-Sierra also did not release details about its 32-bit product plans or the timing when new chip will be introduced.
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- MIPS Technologies and TSMC form strategic alliance to deliver "hard" versions of MIPS 32 and 64 Bit Processor Cores
- ChipX Partners with Beyond Semiconductor to Offer 32 bit Processors
- AKA Introduces New High Performance 32 bit ARM9-based Smart Logic Module
- Cortus Announces FPS6 32 bit Floating Point Microcontroller IP Core for High Performance Control and Signal Processing Applications
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions