Path to 2nm May Not Be Worth It
Diminishing returns may evaporate at 5nm
Rick Merritt, EETimes
3/23/2018 01:01 AM EDT
SANTA CLARA, Calif. — Engineers see many options to create 5-, 3- and even 2-nm semiconductor process technologies, but some are not sure they will be able to squeeze commercial advantages from them even at 5nm.
The increasing complexity and cost of making ever smaller chips is leading to diminishing returns. Data rates are peaking at 3 GHz for mobile processors, and power and area gains will narrow at 7nm, said a Qualcomm engineer in a panel at a Synopsys user group event here.
Speed gains of 16 percent at 10nm may dry up at 7nm due to resistance in metal lines. Power savings will shrink from 30 percent at 10nm to 10-25 percent at 7nm, and area shrinks may decline from 37 percent at 10nm to 20-30 percent at 7nm, said Paul Penzes, a senior director of engineering on Qualcomm’s design technology team.
For decades, the electronics industry followed a roadmap codified by Moore’s Law of doubling the number of transistors on a chip roughly every two years. The result was a fast pace of ever smaller, faster, cheaper products from PCs to smartphones.
To read the full article, click here
Related Semiconductor IP
- Securyzr™ neo Core Platform
- 112G Multi-SerDes
- SHA3 Cryptographic Hash Cores
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
Related News
- The IP double standard: Why is it OK to pay for innovation in a product, but not when innovation is the product?
- Like it or not, IP's here to stay
- Four reasons why MIPS new cores may make it relevant again
- Apple, HTC patent deal may not open Android door
Latest News
- Why RISC-V + Blockchain Is the Conversation I’ve Been Waiting to Have
- Insyde® Software Joins Arm Total Design Ecosystem to Drive Server Infrastructure for the AI Era
- Arm Sets the Standard for Open, Converged AI Data Centers
- Credo Joins Arm Total Design to Accelerate the Development of Custom Silicon for AI Data Centers
- JEDEC Announces Annual Update of DDR5 Serial Presence Detect (SPD) Contents Standard