Parallel processor firm enhances core for HD video
(07/20/2006 9:54 AM EDT)
LONDON
— PACT XPP Technologies AG, a developer of a reconfigurable highly parallel processor, has redesigned its technology to produce the XPP-III version of its architecture and claimed that performance, for the first time, allows high definition video decoding without additional hardware accelerators.
On the original version of the XPP architecture, released in October 2000, PACT included 128 processors and an FPGA-like array of interconnectivity. Pact (Munich, Germany) added a package of video processor configurations and multi-standard video codecs for porting to its XPP-II parallel processor in January 2005.
The XPP-III is a software programmable standalone processor platform for signal processing applications. It combines a coarse-grained reconfigurable array with a sequential architecture for the control-flow code. Although the main target application is video, the XPP-III is a general purpose processor which can be used in other application fields such as wireless baseband processing, the company said.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Announcing superfast, HD Audio & Video through HDMI 2.0 Tx & Rx PHY & Controller IP Cores uncompressed data transfer in 28HPC+ and 12FFC!
- Creonic Introduces NCR Processor IP Core for DVB-S2X/DVB-RCS2 Satellite Communication
- Ubilite Licenses RISC-V Application Processor IP Core from CAST
- Synopsys Acquires RISC-V Processor Simulation Tools Firm
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP