Panel studies power in SoCs
Ron Wilson, EE Times
(11/04/2005 6:35 PM EST)
NEWPORT BEACH, Calif. — A panel discussion at the 3rd International System-on-Chip Conference here this week attempted to skip past the academic science projects and the rosy vendor marketing and explore what was really feasible today in the challenging area of power management.
The first question the panel attacked was the need for more power management in the first place. Couldn't today's designs get by with standby, sleep, doze and coma modes, like their 180-nm predecessors?
"One sleep mode is not enough any more,” declared David Flynn, engineering fellow at ARM Ltd. "The power demands of applications now require far too many techniques."
On the issue of what to do about the problem, the panel was more divided. Steve Liebson, technology evangelist at Tensilica Inc., for his part, argued that the place to start was with architectural change.
(11/04/2005 6:35 PM EST)
NEWPORT BEACH, Calif. — A panel discussion at the 3rd International System-on-Chip Conference here this week attempted to skip past the academic science projects and the rosy vendor marketing and explore what was really feasible today in the challenging area of power management.
The first question the panel attacked was the need for more power management in the first place. Couldn't today's designs get by with standby, sleep, doze and coma modes, like their 180-nm predecessors?
"One sleep mode is not enough any more,” declared David Flynn, engineering fellow at ARM Ltd. "The power demands of applications now require far too many techniques."
On the issue of what to do about the problem, the panel was more divided. Steve Liebson, technology evangelist at Tensilica Inc., for his part, argued that the place to start was with architectural change.
To read the full article, click here
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- FSA panel studies time-to-market issues
- 10-bit 3Msps Ultra low power SAR ADC IP core for Wireless Communication and Automotive SoCs is available for immediate licensing
- CEVA and proteanTecs Announce Partnership to Optimize Reliability and Power of Complex SoCs
- Synopsys and Samsung Foundry Boost Power, Performance and Area for Modern SoCs on Samsung's SF2 Process
Latest News
- ASICLAND Partners with Daegu Metropolitan City to Advance Demonstration and Commercialization of Korean AI Semiconductors
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI