Panel studies power in SoCs
Ron Wilson, EE Times
(11/04/2005 6:35 PM EST)
NEWPORT BEACH, Calif. — A panel discussion at the 3rd International System-on-Chip Conference here this week attempted to skip past the academic science projects and the rosy vendor marketing and explore what was really feasible today in the challenging area of power management.
The first question the panel attacked was the need for more power management in the first place. Couldn't today's designs get by with standby, sleep, doze and coma modes, like their 180-nm predecessors?
"One sleep mode is not enough any more,” declared David Flynn, engineering fellow at ARM Ltd. "The power demands of applications now require far too many techniques."
On the issue of what to do about the problem, the panel was more divided. Steve Liebson, technology evangelist at Tensilica Inc., for his part, argued that the place to start was with architectural change.
(11/04/2005 6:35 PM EST)
NEWPORT BEACH, Calif. — A panel discussion at the 3rd International System-on-Chip Conference here this week attempted to skip past the academic science projects and the rosy vendor marketing and explore what was really feasible today in the challenging area of power management.
The first question the panel attacked was the need for more power management in the first place. Couldn't today's designs get by with standby, sleep, doze and coma modes, like their 180-nm predecessors?
"One sleep mode is not enough any more,” declared David Flynn, engineering fellow at ARM Ltd. "The power demands of applications now require far too many techniques."
On the issue of what to do about the problem, the panel was more divided. Steve Liebson, technology evangelist at Tensilica Inc., for his part, argued that the place to start was with architectural change.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- VIP for Compute Express Link (CXL)
Related News
- FSA panel studies time-to-market issues
- Vidatronic Releases FlexSIMO™ DC-DC Converter Technology for Highly Efficient Power Delivery in IoT, AR/VR, and Metaverse SoCs
- 10-bit 3Msps Ultra low power SAR ADC IP core for Wireless Communication and Automotive SoCs is available for immediate licensing
- CEVA and proteanTecs Announce Partnership to Optimize Reliability and Power of Complex SoCs
Latest News
- BAE Systems Licenses Time Sensitive Networking (TSN) Ethernet IP Cores from CAST
- Global Semiconductor Sales Increase 29.8% Year-to-Year in November
- HBM4 Mass Production Delayed to End of 1Q26 By Spec Upgrades and Nvidia Strategy Adjustments
- ASICLAND Secures USD 17.6 Million Storage Controller Mass Production Contract
- TSMC to Lead Rivals at 2-nm Node, Analysts Say