Panel studies power in SoCs
(11/04/2005 6:35 PM EST)
NEWPORT BEACH, Calif. — A panel discussion at the 3rd International System-on-Chip Conference here this week attempted to skip past the academic science projects and the rosy vendor marketing and explore what was really feasible today in the challenging area of power management.
The first question the panel attacked was the need for more power management in the first place. Couldn't today's designs get by with standby, sleep, doze and coma modes, like their 180-nm predecessors?
"One sleep mode is not enough any more,” declared David Flynn, engineering fellow at ARM Ltd. "The power demands of applications now require far too many techniques."
On the issue of what to do about the problem, the panel was more divided. Steve Liebson, technology evangelist at Tensilica Inc., for his part, argued that the place to start was with architectural change.
To read the full article, click here
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- FSA panel studies time-to-market issues
- Vidatronic Releases FlexSIMO™ DC-DC Converter Technology for Highly Efficient Power Delivery in IoT, AR/VR, and Metaverse SoCs
- 10-bit 3Msps Ultra low power SAR ADC IP core for Wireless Communication and Automotive SoCs is available for immediate licensing
- CEVA and proteanTecs Announce Partnership to Optimize Reliability and Power of Complex SoCs
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack