Optimised intellectual property (IP) cores for use with Altera's Excalibur ARM-based devices are now available through the Altera Megafunction Partnership Program
IP for Excalibur
By David Larner,
October 18, 2001 (2:05 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011018S0056
Optimised intellectual property (IP) cores for use with Altera's Excalibur ARM-based devices are now available through the Altera Megafunction Partnership Program (AMPP). Eureka Technologies, Mentor Graphics, PLDApplications, inSilicon Corporation, and NewLogic Technologies worked with Altera engineers to optimize IP from their portfolios for use with Excalibur devices. Excalibur provides single chip-integration of a high-performance 200MHz ARM922T processor core, programmable logic, on-chip memory, and key peripherals. This week Altera began shipping in volume production the first member of its ARM-based Excalibur embedded processor solutions. Currently available cores include solutions for USB 1.1, USB 2.0, Bluetooth, PCI, UART and I2C. Altera has also launched an Excalibur Partner Program to give access to a full range of third-party development tools for the Excalibur embedded processor solution and the Nios soft processor core.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- Metrics Announces an EDA as a Service Partnership Program with Semiconductor Intellectual Property Vendors
- Jennic Sees Record Uptake of Intellectual Property for Use in Next Generation Cellular Base-Stations
- Accellera Announces Standard for Tracking Soft Intellectual Property Usage through the Semiconductor Design and Development Process
- Altera Announces Virtual Prototyping for Its Industry-leading SoC FPGA Portfolio Through Collaboration with Mentor Graphics
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms