France's CNRS offers nano-memory IP
Peter Clarke, EETimes
10/19/2010 7:40 AM EDT
The barriers and potential for the voltage- and density-scaling of established memory devices – including DRAM, SRAM, Flash and phase-change memory – beyond the 22-nm node is one of hot topics for current memory R&D.
To read the full article, click here
Related Semiconductor IP
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
Related News
- EXTOLL collaborates with ERIDAN as a Key Partner for Lowest Power High-Speed SerDes IP on GlobalFoundries’ 22FDX
- Marvell Unveils Industry’s First 64 Gbps/wire Bi-Directional Die-to-Die Interface IP in 2nm to Power Next Generation XPUs
- Chips&Media's 'WAVE' IP Successfully Enters the Global Mobile Market
- Chip Interfaces, through its JESD204C IP, supports Extoll’s collaboration in the development of Eridan’s next-generation ASIC
Latest News
- Siemens accelerates integrated circuit design and verification with agentic AI in Questa One
- Weebit Nano achieves record half-year revenue; licenses ReRAM to Tier-1 Texas Instruments
- IObundle Releases Open-Source UART16550 Core for FPGA SoC Design
- Rapidus Secures 267.6 Billion Yen in Funding from Japan Government and Private Sector Companies
- DNP Invests in Rapidus to Support the Establishment of Mass Production for Next-Generation Semiconductors