Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
Overview
Technical Specifications
Short description
Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
Vendor
Vendor Name
Foundry, Node
UMC 28nm Logic/Mixed_Mode HPC
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- Single Port SRAM Compiler IP, UMC 65nm SP process
- CSMC13V33 process DUPIO, This library includes analog I/O cells and digital I/O cells and supports Inline DUP I/O pad.
- 28nm HPC x4 lane 10 Gbps SERDES
- 1.8V/3.3V Switchable GPIO with I2C, HDMI, LVDS, ESD & Analog in TSMC 28nm
- 40mA, Capless High PSRR LDO Regulator for RF and Analog Applications in TSMC 28nm