New MIPS CEO Sameer Wasson to Drive Company's RISC-V Market Penetration and Innovation
Former TI Executive to Lead MIPS Plans for Growth and Expansion
SAN JOSE, Calif., Sept. 6, 2023 -- MIPS, a leading developer of high- performance RISC-V compute IP, has announced embedded systems industry veteran Sameer Wasson as the company's new CEO.
Before joining MIPS, Wasson spent 18 years at Texas Instruments (TI), most recently as Vice President, Business Unit (BU) Manager, Processors, where he was responsible for the company's Processor businesses. In that role, Wasson re-established TI as a mainstream microprocessor (MPU) and microcontroller (MCU) supplier for high growth automotive and industrial markets, and established the company's footprint in embedded AI, software defined vehicles, and electrification.
As the new CEO of MIPS, Wasson will further accelerate the company's leadership in the High-Performance RISC-V market as it continues to expand its footprint in Automotive and Enterprise markets.
"With Sameer at the helm, we are excited to continue to enable customers to create innovative and transformative RISC-V designs," said Desi Banatao, Chairman of the MIPS Board of Directors. "Sameer spent more than a decade leading large businesses and engineering organizations within TI, with a proven track record of delivering long-term sustainable growth. We are confident in his ability to drive growth and deliver exceptional value to MIPS customers and partners."
"As computing requirements become more complex, companies of all sizes are looking for alternatives to meet the challenging needs of AI, machine learning and high-performance domain specific accelerated compute," Wasson said. "MIPS has been on a strong trajectory to address these challenges with its new RISC-V compute IP, and it is a privilege to lead this dynamic and agile organization into its next phase of growth."
MIPS CEO Sameer Wasson
RISC-V, which has experienced significant momentum in the last year, is an open-source instruction set architecture used to develop processors for a wide variety of applications, from embedded designs to cloud servers, and automotive applications like infotainment, connectivity, advanced driver-assistance systems (ADAS) and autonomous driving.
MIPS, which has worked with industry heavyweights such as Siemens, has been accelerating RISC-V innovation for a new era of heterogeneous computing, especially as chipmakers search for more flexible, scalable and faster-time-to-market solutions. Earlier this year, MIPS took top honors for its eVocore (™) P8700 Multiprocessor system, the industry's most scalable RISC-V CPU IP solution.
About MIPS
MIPS is a leading developer of high-performance RISC-V compute IP for high-end automotive, computing and communications applications. With its deep engineering expertise built over 35 years and billions of MIPS-based chips shipped to date, today the company is accelerating RISC-V innovation for a new era of compute. The company's proven solutions are uniquely configurable, enabling semiconductor companies to hit exacting performance and
power requirements and differentiate their devices. Visit: www.mips.com.
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
Related News
- CEO interview: MIPS' Sameer Wasson on a RISC-V reboot
- CEO Interview: Sameer Wasson of MIPS -- "Have a Steady Hand, Don't be Distracted"
- CEO Leaves Wave, Putting MIPS' Future in Doubt
- Blu Wireless combines Imagination's MIPS Aptiv CPUs in groundbreaking 60GHz System IP for WiGig and backhaul markets
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack