CEO Interview: Sameer Wasson of MIPS -- "Have a Steady Hand, Don't be Distracted"
In this episode of Silicon Grapevine, we talk to MIPS CEO Sameer Wasson about the experience of going from an intern doing FPGA programming, to the breadth of experience of almost 18 years at Texas Instruments (TI). He talks about how he enjoyed the hands-on-experience of his internship at Analog Devices, which prompted him to stay in the industry after graduating and joined the processor team at TI. He said that the breadth of experience one gains at a company like TI forces you to “think systems.” Working on radar at TI was the key experience that changed him, he said, making him very entrepreneurial as it stretched him beyond his comfort zone.
He also talks about the rebranding of MIPS, and its new focus on moving data more effectively. In his spare time, he likes to pick one thing at a time to focus on, and that is currently tennis. His favorite technology is his sleep tracker because he just “likes data.” And his advice to his young self? He says have patience, stability in thought and process, don’t be distracted. A steady hand is very important—you can shift strategies but if you shift strategies too often, you’re not going to succeed.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- CEO interview: MIPS' Sameer Wasson on a RISC-V reboot
- New MIPS CEO Sameer Wasson to Drive Company's RISC-V Market Penetration and Innovation
- CEO interview: S3 Semi ready for custom opportunity
- CEO interview: Flex Logix' Geoff Tate on licensing FPGA
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack