Brite Semiconductor Releases PCIe 4.0 PHY IP
Shanghai, China — August 14, 2025 — Brite Semiconductor (Shanghai) Co., Ltd. (BriteSemi, 688691), a leading provider of custom ASIC and IP solutions, today announced the launch of PCIe 4.0 PHY IP based on 28HKC+ 0.9V/1.8V platform. The PHY IP complies with PCIe 4.0 specifications, supports PIPE 4.4.1/5.2 interface and data transmission rates ranging from 2.5Gbps to 16Gbps, fully covering PCIe Gen4.0/3.0/2.0/1.0 standards, and is compatible with other protocols, such as Rapid IO, JESD204B/C, USB3.2/3.1/3.0, and 10GBASE-R/KR. With its outstanding performance and low power consumption, the PCIe 4.0 IP can be widely used in various application scenarios such as custom design based on RISC-V processor, AI & machine learning, HPC, edge computing, 5G, communication & network equipment, intelligent image processing, AR/VR, and ADAS & intelligent cockpit, etc., meeting the high-performance requirements of high-speed data transmission and low-power design.
The PCIe 4.0 IP demonstrates flexible configuration capabilities across different applications, achieved through parallel or cascaded dual PLL. Its universal high-speed LC-PLL clock generation module supports 8+ channels according to jitter requirements, enabling versatile macro configurations such as 1x, 2x, 4x and 8x. Additionally, independent PLL in data lanes enhances power efficiency and enables their separate configuration across different protocols. The PCIe 4.0 IP performs continuous clock, slicer and analog front-end (AFE) offset calibration during data transmission and reception without interruption, capable of handling large frequency offsets. It supports configuration for different data widths, such as 8-bit, 16-bit, 20-bit, 32-bit and 40-bit, and supports high coverage, full-speed Built-In Self-Test (BIST) and loopback testing. These features indicate that the IP is suitable for diverse application scenarios, delivering efficient, flexible, and accurate clock and data calibration to ensure reliability and stability during data transmission.
BriteSemi’s PCIe 4.0 IP has been successfully silicon-proven, passed all of the function and performance tests, with all parameters meeting target specifications, and released for customer mass production.
About Brite Semiconductor
Brite Semiconductor (BriteSemi, 688691) is a leading provider of custom ASIC and IP solutions, and committed to provide flexible one-stop services from specification design, architecture design to chip delivery with high value and differentiated solutions.
Brite Semiconductor provides comprehensive silicon proven “YOU” IP portfolio and YouSiP (Silicon-Platform) solution. YouSiP solution provides a prototype design reference for system house and fabless to speed up the time-to-market.
Founded in 2008, Brite Semiconductor is headquartered in Shanghai, China.
For more information, please visit www.britesemi.com
Related Semiconductor IP
- PCIe 4.0 PHY on 5nm
- 10Gbps Multi-Link and Multi-Protocol PCIe 4.0 PHY IP for SMIC
- PCIe 4.0 PHY, TSMC7FF x4, North/South (vertical) poly orientation
- PCIe 4.0 PHY, TSMC7FF x2, North/South (vertical) poly orientation
- PCIe 4.0 PHY, TSMC16FFC x4, North/South (vertical) poly orientation
Related News
- Augment your Peripheral slot's performance with the Low Power and High Throughput PCIe 4.0 PHY IP Cores in 12FFC with matching PCIe 4.0 Controller IP Cores
- Introducing PCIe 4.0 PHY IP Cores in 7nm for a reliable, Low area and High-Speed Interface Peripheral slot for all your High-End Devices
- Qualitas Semiconductor and Verisilicon signed a licensing agreement for 4nm PCIe 6.0 PHY IP
- Brite Semiconductor Releases DDR3/4, LPDDR3/4 Combo IP
Latest News
- TSMC 6-inch Wafer Fab Exit Affirms Strategy Shift
- Brite Semiconductor Releases PCIe 4.0 PHY IP
- Perceptia Completes Silicon Characterisation of pPLL03 for GF 22FDX – Report Now Available
- NIST Finalizes ‘Lightweight Cryptography’ Standard to Protect Small Devices
- QuickLogic Appoints Ron Shelton to Board of Directors