eInfochips announces MIPI SystemVerilog Verification IP
MIPI (Mobile Industry Processor Interface) VIP is a SystemVerilog component compliant to CSI-2 MIPI specification for Camera Serial Interface Version 1.00 and DRAFT MIPI Alliance Standard for D-PHY Version 0.85.00.
Ahmedabad, India. -- August 4, 2008 -- eInfochips, Inc., a leading IP leveraged design services company today announced the availability of CSI-2 (Camera Serial Interface Version 1.00) & D-PHY 0.85.00 compliant MIPI SystemVerilog verification component.
eInfochipsâ SystemVerilog MIPI verification component is based on a layered object oriented architecture that allows coverage driven system level verification suitable for verification of MIPI transmitter or receiver DUT (Design Under Test).
MIPI VIP
The MIPI (Mobile Industry Processor Interface) SystemVerilog VIP generates High Speed, Escape-LPDT, Escape-ULPS and Escape Trigger modes of data traffic with various formats on virtual channels for multiple data lanes. It has support for error injections and detections for ECC, Synchronization, CRC, Payload and Unrecognized ID detection with an FSM based protocol checker. MIPI Monitor uses SystemVerilog assertion to check for timing violations, if any, at the DPHY interface. Functional coverage mechanism helps determine uncovered configuration variables. MIPI VIP is highly configurable for primary images data formats, number of images (maximum 4), number of lines in the image, number of data-lanes and interleaved image transfers.
Availability & Deliverables
Deliverables include completely verified verification component encrypted code, user guide, release notes and sample test cases. eInfochips' IP support staff meet customer requirements related to integrating IP into test environment and other support related issues. For pricing details write to us at sales@einfochips.com.
For more information on the IPs please visit: http://www.einfochips.com/ips/MIPI_VIP.html (MIPI VIP)
About eInfochips
eInfochips is a leading provider of ASIC/SoC design & verification services, embedded system solutions, IP cores and software product development solutions & services. eInfochips has contributed to over 150 chip designs in automotive, consumer, semiconductor, avionics, networking and communication segments through its wide array of RTL to GDS II services and solutions. The company's design centers have delivered SoC and embedded solutions to a variety of customers thus increasing cost-effectiveness, reducing time-to-market and growing their market strength.
Related Semiconductor IP
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- MIPI SoundWire I3S Peripheral IP
- MIPI SoundWire I3S Manager IP
- MIPI SWI3S Manager Core IP
- MIPI I3C Target Device
Related News
- Truechip Announces First Customer Shipment of MIPI A-PHY Verification IP
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- Qualitas Semiconductor Signs First ASIL-B-Compliant MIPI Sub-system IP Agreement for Autonomous ADAS SoC
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
Latest News
- IAR accelerates SDV development with Infineon DRIVECORE bundles and AURIX™ RISC-V Debug capabilities
- Ceva Launches PentaG-NTN™ 5G Advanced Modem IP, Enabling Satellite-Native Innovators to Rapidly Deploy Differentiated LEO User Terminals
- Faraday Broadens IP Offerings on UMC’s 14nm Process for Edge AI and Consumer Markets
- Accellera Approves Clock and Reset Domain Crossing (CDC/RDC) Standard 1.0 for Release
- Jmem Tek Joins the Intel Foundry Accelerator Ecosystem Alliance Program, Enabling JPUF and Post-Quantum Security Designs