Matsushita launches 'integrated platform' chip strategy
| EE Times: Matsushita launches 'integrated platform' chip strategy | |
| Junko Yoshida (05/03/2005 9:41 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=162100901 | |
| PORTOMASO, Malta Matsushita Electric Industrial Co. will roll out in the second half of 2005 a scalable silicon architecture. The so-called "integrated platform" is scheduled for comprehensive use in Matsushita's Panasonic-brand home audio-visual appliances, mobile phones and portable audio-visual devices. Details of Matsushita's new semiconductor strategy were disclosed here Monday (May 2) at the International Electronics Forum. The architecture has been five years in the making, according to Osamu Nishijima, executive officer and vice president who is responsible for Matsushita's semiconductor unit. Nishijima said the integrated platform can be "optimized, with no compromise," in a variety of Panasonic products ranging from digital televisions, DVD recorders to digital cameras, MP3 players and cellphones. Until its major strategy shift, Matsushita tended to focus on developing dedicated semiconductor platforms, optimized for individual products, "thus creating barriers between different product categories," Nishijima said. Asked how its integrated platform differs from system-level platform approaches promoted by competitors like Philips Semiconductors, Nishijima said, "This is not about designing a system solution based on a media processor." Under Matsushita's strategy, system designers will choose whether to add more hardware engines with a particular data parallel processor to different products. More important for the integrated platform is that "software deployed in each product looks exactly the same to the system, regardless a variety of choices made by system designers," Nishijima said. Matsushita hopes to integrate into its new platform reconfigurable logic technology developed by Elixent (Bristol, England). "When service providers offer new services, we will need the reconfigurability," said Nishijima. Matsushita is not looking for the system-level reconfigurability often pitched by processor companies. "We want to use a reconfigurable core on a small part of our platform, such as hardware acceleration." The integrated platform approach has also altered the relationship between Panasonic's in-house semiconductor company and its system divisions. "Before, we had an ASIC relationship," said Nishijima, with the semiconductor company responsible only for lower chip-level issues. With the realization that "shrinking technology is not almighty" in the design of integrated appliances, "software needs to be integrated into a system much more tightly," explained Nishijima. This has forced much closer application-level collaborations between the two Matsushita divisions, he added. Matsushita's gambit is risky. If successful, Nishijima estimated that the company will achieve five times more efficiency in product development in as little as two years. By then, the entire company will absorb the new technologies.
| |
| - - | |
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Efabless Unveils New Custom Chip Platform Designed for Edge ML Products
- zeroRISC Successfully Implements Post-Quantum Cryptographic Algorithm for Firmware Signing in Chip Provisioning Platform
- Kerala Positions Design and IP at Core of Chip Strategy
- Matsushita, Hitachi plan system-on-chip production facilities
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP