Matsushita, Hitachi plan system-on-chip production facilities
![]() |
Matsushita, Hitachi plan system-on-chip production facilities
By Yoshiko Hara, EE Times
May 31, 2000 (4:30 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000531S0029
TOKYO A tight semiconductor market has encouraged Matsushita and Hitachi to quickly expand their system-on-chip (SoC) production capabilities with new fabrication facilities in Japan. Matsushita Electronic Corp., the semiconductor arm of Matsushita, will build a factory for SoC chips that target digital consumer electronics. And Hitachi Ltd. will expand its SoC operation with a new fab devoted to devices featuring the H8 series of microcontroller as embedded cores. "Matsushita has set systems," or final products such as TV sets and DVD players, said Susumu Koike, president of Matsushita Electronic. "Thus our semiconductors are application oriented. To realize high-performance system-on-chip LSIs that will give differentiating performance to set products, a 0.13-micron process is mandatory. As a matter of course, we studied the possibility of a 12-inch wafer line, but it does not meet our immediate needs." The new fab, therefore, will use a 0.13-micron process and have a monthly capacity of 5,000 eight-inch wafers. Matsushita will invest about $840 million in the first-phase fab with its 12,000-square-meter clean room. It will be built at the site of the company's Niigata fab, where the company currently produces bipolar ICs and charge-coupled devices. Construction of the new Matsushita facility began earlier this month. Production is scheduled to begin in December 2001. "It's the first phase," said a Matsushita Electronic spokesman, adding that the company "will continue to make a 100 billion yen-level [about $1 billion] investment every year" and that "further expansion with a deeper process is quite possible." Consumer mainstays Matsushita has been positioning DVD products, digital TV sets, mobile phones and intelligent transport systems as its four mainstays. The new fab will produce SoC devices for these product categories. Matsushita plans to spend $1.2 billion this fiscal year on new fab constructi on. Hitachi, for its part, will build a fab next to its Kofu works in the Yamanashi Prefecture, alongside a facility that was erected in 1997. The new fab, which will use a 0.35-micron process, will be a three-story building with a clean room on each floor. Hitachi's H8 series of 8-bit and 16-bit controllers is widely used in GSM cellular phones, and the parts are currently in tight supply, a Hitachi spokesman said. Hitachi will also utilize existing lines adjacent to the new fab to beef up its output. The first-phase line will use only one-sixth of the new fab's clean room space, or 3,000 square meters, to fabricate 3,000 eight-inch wafer per month. Hitachi will invest about $95 million to construct the building and install equipment for the first-phase line. Construction is to begin in July and production is slated to start in January.
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- STMicro, Hitachi plan new company to develop RISC cores
- Sirius Wireless Partners with S2C on Wi-Fi6/BT RF IP Verification System for Finer Chip Design
- Cadence Expands System IP Portfolio with Network on Chip to Optimize Electronic System Connectivity
- VyperCore plans 5nm RISC-V server chip and card
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing