Low power vs high performance at 22 nm & below
Bernard Cole, EETimes
5/24/2011 2:34 PM EDT
Intel’s recent move to new 22 nanometer CMOS process technology in its Atom CPU road map has upset a delicate balance maintained over the last ten years or so among circuit designers, processor architects, and embedded system hardware and software developers.
What is upsetting the balance and may force a rethink of every aspect of embedded systems design is Intel’s shift away from a well understood planar structure to a vertical 3D FinFET. The company claims that going vertical allows significantly higher performance at lower power than most planar techniques. If Intel is successful, it will be hard for ARM and its licensees and other CPU architectures to avoid making the jump as well.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Efinix Releases Topaz Line of FPGAs, Delivering High Performance and Low Power to Mass Market Applications
- Andes Technology's N25F RISC-V Processor Enables Superior Performance And Low Power For Phison's X1 Enterprise SSD Controller
- proteanTecs Launches Power Reduction Solution for High Performance Markets
- Lattice Expands Low Power, Small FPGA Portfolio with High I/O Density and Secure Device Options
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs