NSCore Contracts with K-micro to License Logic-Nonvolatile-Memory IP
IC Designers to Benefit from Reduction of External Memory and Interconnection between ASIC and Memory Chip
FUKUOKA, Japan & SAN JOSE, Calif. -- March 24, 2008 -- NSCore, Inc., a supplier of nonvolatile memory (NVM) intellectual property (IP), and Kawasaki Microelectronics, Inc. (K-micro), a leader in High-End ASICs, today announced a licensing agreement that will add NSCore’s PermSRAM ® embedded logic nonvolatile memory technology to K-micro's ASIC intellectual property (IP) portfolio.
“We are very pleased to enter into a licensing arrangement with NSCore because adding NSCore's PermSRAM technologies to our IP portfolio provides great value to our customers.” said Mr. Kyoichi Kissei, Executive Vice President, K-micro. “There are a number of applications that will gain from the use of PermSRAM technology, and we plan to offer it to all of our customers. Cost-sensitive consumer applications, for example, will benefit from the reduction of external memory on their boards as well as the reduction of the interconnection between the ASIC and memory chip.”
PermSRAM technology provides nonvolatile memory for SoC, ASIC, and ASSP using a standard CMOS logic process without any additional mask or process steps. PermSRAM is an ideal solution for an IC designer who is developing a chip that requires an internal function for analog trimming, program storage, encryption key, chip ID, look up table, etc.
“We are pleased that K-micro decided to license our technology to benefit their customers.” said Mr. Tadahiko Horiuchi, President & CEO, NSCore. “K-micro provided valuable support and assistance during our development and verification phases, and we plan to continue working with the company as we advance our technology and migrate to more advanced 65nm and 45nm processes. Our relationship with K-micro, and their advanced customer base will drive us to develop advanced products and technology to meet the future needs of the market.”
About NSCore
Founded in 2004, NSCore develops, licenses, and markets innovative nonvolatile memory technologies for SoC semiconductors which are implemented on high volume, popular CMOS processes without extra steps, masks or process modifications. NSCore’s patented PermSRAM offers the optimum combination of extremely small MTP macro size, fast READ/WRITE similar to SRAM with very low cost. PermSRAM is not only scalable to 65nm generation and beyond but, also is fully testable which is unique to NSCore. PermSRAM’s excellent process portability, high yield and automotive level reliability gives SoC design engineers the tools to conceive and build cost effective products with very short TAT. For more information, please visit www.nscore.com.
About K-micro (Kawasaki Microelectronics America, Inc.)
K-micro’s innovative ASIC technologies and world-class design support are used in the consumer electronics, computer, office-automation, networking and storage markets. The company is an active participant in industry standards organizations, including InterNational Committee for Information Technology Standards (INCITS) Technical Committee T10 for SCSI Storage Interfaces, Optical Internetworking Forum (OIF), PCI Special Interest Group (PCI-SIG), USB Implementers Forum, Digital Universal Plug and Play Forum (UPnP), the Digital Display Working Group (DDWG), Home Phoneline Networking Alliance (HomePNA), Multimedia over Coax Alliance (MoCA), and OCP International Partnership (OCP-IP). K-micro has design centers in San Jose, Taipei, and Tokyo. For more information, contact the company at 408-570-0555, or visit http://www.k-micro.us.
FUKUOKA, Japan & SAN JOSE, Calif. -- March 24, 2008 -- NSCore, Inc., a supplier of nonvolatile memory (NVM) intellectual property (IP), and Kawasaki Microelectronics, Inc. (K-micro), a leader in High-End ASICs, today announced a licensing agreement that will add NSCore’s PermSRAM ® embedded logic nonvolatile memory technology to K-micro's ASIC intellectual property (IP) portfolio.
“We are very pleased to enter into a licensing arrangement with NSCore because adding NSCore's PermSRAM technologies to our IP portfolio provides great value to our customers.” said Mr. Kyoichi Kissei, Executive Vice President, K-micro. “There are a number of applications that will gain from the use of PermSRAM technology, and we plan to offer it to all of our customers. Cost-sensitive consumer applications, for example, will benefit from the reduction of external memory on their boards as well as the reduction of the interconnection between the ASIC and memory chip.”
PermSRAM technology provides nonvolatile memory for SoC, ASIC, and ASSP using a standard CMOS logic process without any additional mask or process steps. PermSRAM is an ideal solution for an IC designer who is developing a chip that requires an internal function for analog trimming, program storage, encryption key, chip ID, look up table, etc.
“We are pleased that K-micro decided to license our technology to benefit their customers.” said Mr. Tadahiko Horiuchi, President & CEO, NSCore. “K-micro provided valuable support and assistance during our development and verification phases, and we plan to continue working with the company as we advance our technology and migrate to more advanced 65nm and 45nm processes. Our relationship with K-micro, and their advanced customer base will drive us to develop advanced products and technology to meet the future needs of the market.”
About NSCore
Founded in 2004, NSCore develops, licenses, and markets innovative nonvolatile memory technologies for SoC semiconductors which are implemented on high volume, popular CMOS processes without extra steps, masks or process modifications. NSCore’s patented PermSRAM offers the optimum combination of extremely small MTP macro size, fast READ/WRITE similar to SRAM with very low cost. PermSRAM is not only scalable to 65nm generation and beyond but, also is fully testable which is unique to NSCore. PermSRAM’s excellent process portability, high yield and automotive level reliability gives SoC design engineers the tools to conceive and build cost effective products with very short TAT. For more information, please visit www.nscore.com.
About K-micro (Kawasaki Microelectronics America, Inc.)
K-micro’s innovative ASIC technologies and world-class design support are used in the consumer electronics, computer, office-automation, networking and storage markets. The company is an active participant in industry standards organizations, including InterNational Committee for Information Technology Standards (INCITS) Technical Committee T10 for SCSI Storage Interfaces, Optical Internetworking Forum (OIF), PCI Special Interest Group (PCI-SIG), USB Implementers Forum, Digital Universal Plug and Play Forum (UPnP), the Digital Display Working Group (DDWG), Home Phoneline Networking Alliance (HomePNA), Multimedia over Coax Alliance (MoCA), and OCP International Partnership (OCP-IP). K-micro has design centers in San Jose, Taipei, and Tokyo. For more information, contact the company at 408-570-0555, or visit http://www.k-micro.us.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- Non-Volatile Memory: What Will 2023 Bring?
- Neumonda and Ferroelectric Memory Company Collaborate in the Commercialization of Non-Volatile DRAM
- Cadence Introduces Industry-First LPDDR6/5X 14.4Gbps Memory IP to Power Next-Generation AI Infrastructure
- iSTART-TEK Obtained U.S. Patent, “Configurable Testing and Repair System for Non-Volatile Memory”
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development