Leakage takes priority at 65 nm
(01/16/2006 10:00 AM EST)
As the first reports on 65-nanometer design come in from the field, the good news is that there don't appear to be any problems at 65 nm that weren't there are 90. The bad news is that some of the problems that plagued 90 nm get much worse at the new node.
Designers who have completed 65-nm projects generally identify leakage current as the biggest problem, and they're turning to a variety of strategies to manage power, including multiple voltage thresholds and voltage "islands."
"Clearly the threshold leakage and gate leakage are getting significantly worse. New design techniques have to be adopted," said Dermot Barry, general manager for the system IC business unit at design services firm Silicon & Software Systems (S3).
Design-for-manufacturability (DFM) also becomes a bigger issue at 65 nm because process variations worsen, sources said. And signal integrity problems grow as wiring gets denser.
On the manufacturing side, resolution enhancement technology (RET) becomes more complex at 65 nm, said Peter Rickert, technology development manager at Texas Instruments Inc. And process variations have much more impact. "A plus/minus 1-nm variation is a much higher percentage at 65 nm, where we might be talking about a 40-nm gate length, vs. 50 or 60 at 90 nm," Rickert noted.
To read the full article, click here
Related Semiconductor IP
- USB 20Gbps Device Controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
- Bluetooth Low Energy Subsystem IP
Related News
- Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
- DOLPHIN Integration releases a ROM in 65 nm with Ultra high density and ultra low leakage
- Dolphin Integration announces its ultra low power, low leakage and High density 65 nm ROMs and RAMs
- Standard Cells reducing leakage 40 to 60 times at 90 and 65 nm from Dolphin Integration
Latest News
- 2025 TSMC OIP Ecosystem Forum Highlights Aion Silicon’s Leadership in Advanced SoC Design
- Ceva Appoints Former Microsoft AI and Hardware Leader Yaron Galitzky to Accelerate Ceva’s AI Strategy and Innovation at the Smart Edge
- Dnotitia Unveils VDPU IP, the First Accelerator IP for Vector Database
- Ambient Scientific AI-native processor for edge applications offers 100x power and performance improvements over 32-bit MCUs
- Qualitas Semiconductor Signs PCIe Gen 4.0 PHY IP License Agreement with Leading Chinese Fabless Customer