KEYSOM is heading to RISC-V Summit Europe in Paris
May 7, 2025 -- We’re excited to announce our participation in RISC-V Summit Europe 2025, a key event for the global RISC-V ecosystem, taking place from Monday, May 12th to Thursday, May 15th at the Cité des Sciences, Paris.
Come and meet the KEYSOM team at Booth No. 23 to discover how our customizable RISC-V cores and Edge AI solutions are reshaping the industry.
➸ You’ll discover how a CNN model can be executed on our smallest processor, proving that you don’t always need a dedicated accelerator for edge AI.
➸ We’ll be showcasing Keysom Core Explorer V1.0, our latest innovation enabling:
- Millions of architectural configurations
- Formal verification for robust design
- Full software stack generation
➸ Let’s talk about how RISC-V can help your next-generation products.
📅 May 12–15, 2025
📍 Cité des Sciences, Paris
🧭 Booth No. 23
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
Related News
- Axiomise Featured Gold Sponsor at RISC-V Summit Europe Next Week in Paris
- Andes Technology Showcases Leadership in AI and Automotive Applications at RISC-V Summit Europe 2024
- Ventana CEO to Deliver a Keynote at RISC-V Summit Europe
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack