Intel's 10nm Secrets Predicted
Quantum well FETs, germanium, InGaAs in mix
Rick Merritt
4/21/2015 07:15 PM EDT
SAN JOSE, Calif. – A semiconductor analyst is making a bold and detailed prediction about the process technology Intel Corp. will use for its next two generations. If he is right, the world’s largest chip maker is set to leapfrog the industry once again.
Intel will use quantum well FETs starting with its 10nm process, said David Kanter in an analysis posted on his Real World Technologies Web site. The new transistor structures will use two new materials – indium gallium arsenide (InGaAs) for n-type transistors and strained germanium for p-type devices, he said.
To read the full article, click here
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related News
- Intel's 10nm Node: Past, Present, and Future
- Intel's 10nm Node: Past, Present, and Future - Part 2
- Industry Support Builds for Intel"s Formal Property Verification Language Initiative
- Six major PDA makers back Intel's StrongARM RISC chip
Latest News
- KP Labs and Frontgrade Gaisler join forces to advance fault-tolerant computing for next-generation space missions
- CXL Consortium Releases the Compute Express Link 4.0 Specification Increasing Speed and Bandwidth
- QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC
- TTTECH releases 10 Gbit TSN-End Point IP Integration Kit to enable rapid TSN adoption in mission-critical applications
- Quintauris and IAR Join Forces to Advance Functional Safety Software for RISC-V Automotive Real-time Applications