Intel's 22-nm tri-gate SoC, how low can you leak?
Sylvie Barak, EETimes
12/10/2012 4:30 PM EST
SAN FRANCISCO -- Intel will describe its 22-nm tri-gate (FinFET) SoC technology for mobile applications Monday (Dec. 10) at the International Electron Devices Meeting (IEDM) here.
The chip maker introduced a CPU version of its 22-nm offering in June, but Intel senior fellow Mark Bohr said in an interview that the recipe has been tweaked in order to scale down to a more mobile, ultra-low leakage version.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Complex Digital Up Converter
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
Related News
- Intel tips 22-nm tri-gate, but mobile is MIA
- Tabula Confirms Move to Intel's 22nm Process Featuring 3-D Tri-Gate Transistors
- Intel Foundry and Arm Announce Multigeneration Collaboration on Leading-Edge SoC Design
- Arasan announces the immediate availability of its 2nd Generation MIPI D-PHY for GlobalFoundries 22nm SoC Designs
Latest News
- TSMC 6-inch Wafer Fab Exit Affirms Strategy Shift
- Brite Semiconductor Releases PCIe 4.0 PHY IP
- Perceptia Completes Silicon Characterisation of pPLL03 for GF 22FDX – Report Now Available
- NIST Finalizes ‘Lightweight Cryptography’ Standard to Protect Small Devices
- QuickLogic Appoints Ron Shelton to Board of Directors