IBM, Sony, Toshiba tip 'Cell' processor at 90-nm
Mark LaPedus
(02/07/2005 2:02 PM EST)
SAN FRANCISCO — At the International Solid State Circuits Conference (ISSCC) on Monday (Feb. 7), IBM Corp., Sony Corp., Sony Computer Entertainment Inc., and Toshiba Corp. disclosed more details of the long-awaited "Cell" processor.
A team of IBM, Sony, and Toshiba have collaborated on the development of the "Cell" microprocessor at a joint design center established in Austin, Texas, since March 2001. The device is aimed for entertainment and media applications — at speeds up to 10 times the performance of the latest PC processors.
Built around IBM's Power RISC-based processor technology, the "Cell" features a multicore architecture that provides clock speeds greater than 4-GHz.
The prototype "Cell" chip is 221-mm2 device. It integrates 234 million transistors and is fabricated with 90-nanometer silicon-on-insulator (SOI) and low-k dielectrics technologies.
A key to the architecture is the so-called Synergistic Processor Element (SPE), which is a SIMD-based technology. "The SPE can issue up to two instructions per cycle to seven execution units organized in two execution pipelines," according to a paper presented by the developers of "Cell."
It is said to support multiple operating systems, such as Linux, real-time operating systems and guest operating systems for specific applications simultaneously.
Initial production of "Cell" microprocessors is expected to begin at IBM's 300-mm wafer fabrication facility in East Fishkill, N.Y., followed by Sony's Nagasaki Fab, this year.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- IBM Builds World's Smallest SRAM Memory Cell
- NEC Electronics and Toshiba Extend Chip Technology Development Agreements with IBM
- Sony goes 'coreless' in Cell processors
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP