IBM 'fab club' denies problems with high-k
Mark LaPedus, EETimes
9/27/2010 8:31 PM EDT
High-k/metal-gate ''technology enables traditional scaling of the electrical gate dielectric and reduced standby power of transistor due to a reduction in gate leakage,''said Andrew Lu, an analyst with Barclays Bank, in a report.
''There has been a recent divergence in wafer processing technology to either choose 'gate-first' or 'gate-last' for (high-k/metal-gate),'' Lu said. ''Gate-first and gate-last are terms that refer to whether the metal gate electrode is deposited on wafer before or after the high-temperature activation anneals of flow processing.''
To read the full article, click here
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- Synopsys Announces Production-Ready Lynx Design System Optimized for Common Platform 28-nm High-K Metal Gate Technology
- Eureka Technology Embraces FPGA Core Common License Initiative
- ARC boosts new Common License Consortium for FPGA-based IP cores with its 32-bit user-customizable processor
- CAST Further Simplifies IP Core Licensing by Joining New Xilinx Common License Consortium
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory