Hitachi, Triscend ink deal to co-develop configurable RISC processors
Hitachi, Triscend ink deal to co-develop configurable RISC processors
By Semiconductor Business News
January 23, 2001 (9:58 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010122S0053
TOKYO -- Japan's Hitachi Ltd. has announced plans to enter the configurable RISC chip market as part a product development alliance with Triscend Corp. Under the terms, Hitachi will integrate Triscend's configurable chip technology across its SuperH line of 32-bit RISC processors. In addition, Hitachi will gain access to Triscend's configurable FastChip software, intellectual-property (IP) cores, and third-party EDA tools. The configurable SuperH-based devices, to complement Hitachi's existing SuperH chips, are geared for advanced communications and other applications, according to officials from Hitachi. "Triscend provides us with leading edge [configurable system-on-a-chip] technology that will enhance the leadership position of the SuperH among RISC processors worldwide," said Kunio Hasegawa, executive vice president of semiconductor and integrated circuits of Tokyo-based Hitachi. "Combining our SuperH architecture with Triscend's p latform will result in shorter development time and lower development costs for end systems," he said. Hitachi's configurable SuperH-based devices will also expand Triscend's existing 8051- and ARM7-based platforms, giving designers a richer choice of processors for off-the-shelf system-on-a-chip solutions, said Stanley Yang, president and chief executive of Mountain View, Calif.-based Triscend. Triscend's platform consists of several parts, including the CSI (Configurable System Interconnect) bus, the CSL (Configurable System Logic) embedded programmable logic matrix, and the CSI socket. The CSI bus is a processor-independent, scalable technology, which is designed for various applications. Hitachi's first configurable SuperH-based devices will be available in 2002.
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- 1.8V/3.3V GPIO With I2C Compliant ODIO in GF 55nm
- Verification IP for UALink
Related News
- SuperH names executives at RISC chip venture between Hitachi and STMicro
- STMicro, Hitachi plan new company to develop RISC cores
- Hitachi, STMicro to develop 64-bit RISC for consumer apps
- Jasper, AMD Ink Long-Term Formal Verification Deal
Latest News
- EXTOLL received GlobalFoundries Award for “Interface IP Partner of the Year”
- AiM Future and Franklin Wireless Sign MOU to Jointly Develop Lightweight AI Model and High-Efficiency 1 TOPS AI SoC Chipset
- GlobalFoundries and Silicon Labs Partner to Scale Industry-Leading Wi-Fi Connectivity
- GlobalFoundries Announces Availability of 22FDX+ RRAM Technology for Wireless Connectivity and AI Applications
- GlobalFoundries Announces Production Release of 130CBIC SiGe Platform for High-Performance Smart Mobile, Communication and Industrial Applications