DOLPHIN Integration Announces High Density BTF Library at 65 nm
-- Dolphin Integration extends at 65 nm the ultra High Density design of the “SESAME HD BTF” library, celebrated as the densest library on the market even before the advent of Back-Tracking Freedom (BTF). Sesame HD BTF enables the winning combination of High Density together with predictable and faster P&R for the shortest Time-to-Fab.
The Dolphin Integration’s approach of one optimization criterion per stem, in association with two patented innovations dedicated to high density, ensures for HD BTF users the ultimate cost reduction at SoC level.
Moreover, through the elimination of Back-Tracking, thanks to the way of separating analog net drives from logic functions of cells, the HD BTF library realizes up to 60% of time savings for placement and timing optimization.
This new generation of libraries is launched at 65 nm LP for first availability. The stems for High Speed and Low Power shall be released soon for maximum flexibility for synthesis as well as Placement and Routing and for stem composition, enabling to address the widest range of SOC requirements.
The needed “logic standard” Motu Uta is made available on Dolphin Integration’s website to freely assess any library performance for fair comparison with Dolphin Integration’s latest innovation. It is made public to ease the transition to advanced technological processes.
For more information about our HD BTF library at 65 nm, click here.
About Dolphin
Dolphin Integration is up to their charter as the most adaptive creator in Microelectronics to "enable mixed signal Systems-on-Chip", with a quality management stimulating reactivity for innovation.
Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- DOLPHIN Integration releases a ROM in 65 nm with Ultra high density and ultra low leakage
- Dolphin Integration announces its ultra low power, low leakage and High density 65 nm ROMs and RAMs
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development