DOLPHIN Integration Announces High Density BTF Library at 65 nm
-- Dolphin Integration extends at 65 nm the ultra High Density design of the “SESAME HD BTF” library, celebrated as the densest library on the market even before the advent of Back-Tracking Freedom (BTF). Sesame HD BTF enables the winning combination of High Density together with predictable and faster P&R for the shortest Time-to-Fab.
The Dolphin Integration’s approach of one optimization criterion per stem, in association with two patented innovations dedicated to high density, ensures for HD BTF users the ultimate cost reduction at SoC level.
Moreover, through the elimination of Back-Tracking, thanks to the way of separating analog net drives from logic functions of cells, the HD BTF library realizes up to 60% of time savings for placement and timing optimization.
This new generation of libraries is launched at 65 nm LP for first availability. The stems for High Speed and Low Power shall be released soon for maximum flexibility for synthesis as well as Placement and Routing and for stem composition, enabling to address the widest range of SOC requirements.
The needed “logic standard” Motu Uta is made available on Dolphin Integration’s website to freely assess any library performance for fair comparison with Dolphin Integration’s latest innovation. It is made public to ease the transition to advanced technological processes.
For more information about our HD BTF library at 65 nm, click here.
About Dolphin
Dolphin Integration is up to their charter as the most adaptive creator in Microelectronics to "enable mixed signal Systems-on-Chip", with a quality management stimulating reactivity for innovation.
Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
Related Semiconductor IP
- Frequency Divider
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
Related News
- Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- DOLPHIN Integration releases a ROM in 65 nm with Ultra high density and ultra low leakage
- Dolphin Integration announces its ultra low power, low leakage and High density 65 nm ROMs and RAMs
Latest News
- Siemens accelerates integrated circuit design and verification with agentic AI in Questa One
- Weebit Nano achieves record half-year revenue; licenses ReRAM to Tier-1 Texas Instruments
- IObundle Releases Open-Source UART16550 Core for FPGA SoC Design
- Rapidus Secures 267.6 Billion Yen in Funding from Japan Government and Private Sector Companies
- DNP Invests in Rapidus to Support the Establishment of Mass Production for Next-Generation Semiconductors