Spectral introduces NeuralRAM, memory architectures in 14nm FinFET tech node targeted for a wide range of AI algorithms
SOMERVILLE, N.J., Sept. 25, 2018 -- Spectral Design & Test Inc. (SDT) today announced rolling out a family of Memory IP on the GlobalFoundries 14nm FinFET process that addresses the needs of the new Artificial Intelligence (AI), Machine Learning and Deep Learning SoC applications. “Deep learning algorithms require many, sometimes thousands of small processors that all require access to the same data . AI memory architectures require high bandwidth data availability to various processing engines that are in proximity to each other. Furthermore, traditional caching replacement algorithms are not effective for these applications”, said William Palumbo COO of SDT. Our first generation NeuralRAM in the GF 14 nm LP process is a family of configurable memory macros that enable concurrent access of singular or sectors of data at extremely high speeds (>2Ghz) with minimal impact on dynamic power. NeuralRAM has the innate ability to interpret the sequence of Read/Write patterns and make appropriate adjustments to achieve extremely low dynamic power. With appropriate levels of read & write assist, Spectral designs can seamlessly support dynamic voltage scaling without stressing devices. Spectral Design will be exhibiting at the Global Foundries Technology Conference in Santa Clara on September 25th, 2018 and will be available to discuss their MemoryIP with the attendees of the Conference.”
For more information about Spectral’s Silicon Proven Memory IP, please reach out to us at sales@spectral-dt.com
Or check out our website at: www.spectral-dt.com
Related Semiconductor IP
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Bulk 40ULP single port SRAM Compiler - ultra low power, low power retention mode
- Single Port SRAM compiler - Memory optimized for ultra high density and high speed - compiler up to 64 k
- Single Port SRAM compiler - Memory optimized for high density and low power - Dual voltage - Compiler range up to 640 k
- Single port SRAM Compiler - low power retention mode and column repair
Related News
- Synopsys' Custom Compiler Enabled for Samsung Foundry's 14-nm FinFET Process
- INVECAS and GLOBALFOUNDRIES Announce Availability of Advanced 14nm FinFET Design IP Library for High-Performance Computing, Networking, and High-End Mobile Applications
- GLOBALFOUNDRIES Demonstrates Industry-Leading 56Gbps Long-Reach SerDes on Advanced 14nm FinFET Process Technology
- Embedded FPGAs from Menta qualified for GLOBALFOUNDRIES' Advanced 14nm FinFET and 32nm SOI Process Technologies
Latest News
- BrainChip Expands Global Reach, Announces Akida Boards and AI Development Kits Available at DigiKey
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard