10xEngineers and Andes Enable High-Performance AI Compilation for RISC-V AX46MPV Cores
Hsinchu, Taiwan – February 26, 2026 – The collaboration between 10xEngineers, a services company specializing in AI compilers, and Andes Technology Corporation, a leading provider of high-performance, low-power 32- and 64-bit RISC-V processor IP and a Founding Premier Member of RISC-V International, delivers first-class AI workload compilation for Andes AX46MPV cores using 10xEngineers’ AI graph compiler, Baltoro. This collaboration enables fast, efficient, and scalable deployment of generative AI and computer vision models on systems powered by the AX46MPV, accelerating time-to-market for RISC-V-based AI platforms.
Baltoro is an MLIR-based, RISC-V-first AI compiler designed with a strong focus on performance, extensibility, and modularity. It provides out-of-the-box support for major open-source models – including LLaMA, Qwen, and DeepSeek – across leading frameworks such as PyTorch and ONNX. Advanced capabilities such as custom quantization, Flash Attention, paged attention, and KV caching are natively supported. Baltoro’s MLIR middle-end and LLVM-based code generation enable dynamic tensor handling, constant hoisting, RISC-V VLEN-aware tiling, and rapid prototyping of custom instructions and kernels. A compact runtime with both C and Python bindings allows seamless integration into production-grade inference-serving solutions.
The AX46MPV is designed for compute-intensive applications such as LLM and Transformer-based AI for powerful edge and data center and has already been adopted by several innovated customers. It is the third generation of Andes’ RISC-V vector core, following the NX27V and AX45MPV, and features:
- Architecture: 8-stage superscalar pipeline capable of dual-issuing key combinations of scalar and vector instructions
- Vector Performance: Supports the RISC-V Vector (RVV) extension v1.0, with configurable vector length (VLEN) up to 1024-bit and a datapath (DLEN) up to 1024-bit. The highly parallel Vector Processing Unit (VPU) can execute up to five RVV operations in parallel, with full chaining & pipelining
- Multi-core Scalability: Supports up to 16-core coherent cluster with private L1/L2 caches and a shared L3 cache
- Efficiency: Includes a dual-load/store unit to maximize data throughput for vector operations, and an enhanced High Bandwidth Vector Memory (HVM) subsystem with a crossbar design with up to 64 memory banks shared for up to 16 cores to keep up with the memory demand.
“Baltoro is purpose-built to deliver state-of-the-art large language model (LLM) and vision-language model (VLM) inference on RISC-V. Its modular and extensible architecture is designed to scale alongside the rapidly evolving RISC-V ecosystem, enabling seamless integration with next-generation accelerated systems. We are proud to collaborate with Andes Technology to optimize performance on their AX46MPV vector processor, unlocking new levels of efficiency and throughput for the latest generative AI models and applications.” Said Dr. Bilal Zafar, President and CEO, 10xEngineers.
“The AX46MPV is a powerhouse for generative AI, but hardware is only as good as the software that feeds it. By collaborating with 10xEngineers and their Baltoro compiler, we are removing the complexity of RISC-V vector programming. This partnership ensures that developers can take a model like LLaMA or DeepSeek and run it at the peak efficiency on Andes-powered silicon quickly and seamlessly.” Said Dr. Charlie Su, President and CTO, Andes Technology.
Explore RISC-V IP:
About Andes Technology
As a Founding Premier member of RISC-V International and a leader in commercial CPU IP, Andes Technology (TWSE: 6533; SIN: US03420C2089; ISIN: US03420C1099) is driving the global adoption of RISC-V. Andes’ extensive RISC-V Processor IP portfolio spans from ultra-efficient 32-bit CPUs to high-performance 64-bit Out-of-Order multiprocessor coherent clusters. With advanced vector processing, DSP capabilities, the powerful Andes Automated Custom Extension (ACE) framework, end-to-end AI hardware/software stack, ISO 26262 certification with full compliance, and a robust software ecosystem, Andes unlocks the full potential of RISC-V, empowering customers to accelerate innovations across AI, automotive, communications, consumer electronics, data centers, and mobile devices. Over 19 billion Andes-powered SoCs are driving innovations globally. Discover more at www.andestech.com.
About 10xEngineers
10xEngineers is an advanced engineering services company specializing in RISC-V platforms and machine learning compiler and software stack development. The company provides deep expertise across the full stack—from processor architecture enablement and vector optimization to MLIR/LLVM-based compiler development and end-to-end AI inference pipelines. With strong capabilities in performance tuning, backend code generation, runtime optimization, and system integration, 10xEngineers helps semiconductor and AI companies bring high-performance, production-ready solutions to market. For more information, visit www.10xengineers.ai.
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
Related News
- Andes Announces First Customer Tape-Out Delivery of the AX46MPV for Cloud AI Acceleration
- Phison Selects Andes RISC-V Cores for its First aiDAPTIV+ AI Solution, Marking a Major Milestone in AI Architecture
- Andes Announces the AndesCore™ 46-Series Family and the 3rd generation Vector Processor AX46MPV with Matrix Extension
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
Latest News
- 10xEngineers and Andes Enable High-Performance AI Compilation for RISC-V AX46MPV Cores
- GUC Announces Tape-out of UCIe 64G IP on TSMC N3P Technology
- Caspia Launches New RTL Security Analyzer Enabling Agentic Silicon Security Verification
- Europe’s stealth leading-edge process technology
- Combined CapEx of Top Eight CSPs to Exceed $710 Billion in 2026; Google Leads ASIC Deployment with TPUs