Analysts fret over FPGA lead times
EETimes
10/20/2010 7:18 PM EDT
SAN FRANCISCO—Lead times for parts at the two firms that dominant the programmable logic market are shortening after being exaggerated by high demand for months. Analysts see the trend as a sign of slowing demand, though they appear divided on how severe the impact might be.
In reporting their quarterly results this week, Xilinx Inc. and Altera Corp.—which together account for some 85 percent of the programmable logic market—both reported improvement in lead times. Xilinx said average lead times were reduced during the quarter that closed Oct. 2 from 12 weeks to nine weeks, and that the firm expects average lead times to return to their historical normal of about four weeks by the end of the year.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- TSMC, UMC, start pushing out lead times
- SoC designs drive quest for short test times <!-- verification -->
- Motorola announces Design Documentation standard; provides a key to reduced cycle times and increased standardization
- MoSys Ranked First In Net Margin According To Semiconductor Times
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost