Analysts fret over FPGA lead times
EETimes
10/20/2010 7:18 PM EDT
SAN FRANCISCO—Lead times for parts at the two firms that dominant the programmable logic market are shortening after being exaggerated by high demand for months. Analysts see the trend as a sign of slowing demand, though they appear divided on how severe the impact might be.
In reporting their quarterly results this week, Xilinx Inc. and Altera Corp.—which together account for some 85 percent of the programmable logic market—both reported improvement in lead times. Xilinx said average lead times were reduced during the quarter that closed Oct. 2 from 12 weeks to nine weeks, and that the firm expects average lead times to return to their historical normal of about four weeks by the end of the year.
To read the full article, click here
Related Semiconductor IP
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
Related News
- TSMC, UMC, start pushing out lead times
- SoC designs drive quest for short test times <!-- verification -->
- Motorola announces Design Documentation standard; provides a key to reduced cycle times and increased standardization
- MoSys Ranked First In Net Margin According To Semiconductor Times
Latest News
- Siemens accelerates integrated circuit design and verification with agentic AI in Questa One
- Weebit Nano achieves record half-year revenue; licenses ReRAM to Tier-1 Texas Instruments
- IObundle Releases Open-Source UART16550 Core for FPGA SoC Design
- Rapidus Secures 267.6 Billion Yen in Funding from Japan Government and Private Sector Companies
- DNP Invests in Rapidus to Support the Establishment of Mass Production for Next-Generation Semiconductors