FinFETs + FD-SOI Proposition: May Save Power
Why not combine best-of-both worlds?
R. Colin Johnson, EETimes
7/2/2015 11:00 AM EDT
PORTLAND, Ore. — In the typical black-or-white / one-or-the-other manner in which many of us think, the choice that most semiconductor makers have made is FinFET (finned field effect transistors) or FD-SOI (fully depleted silicon-on-insulator). However, since the foundries like the Taiwan Semiconductor Manufacturing Company, Limited (TSMC), GlobalFoundries Inc. (Santa Clara, California) and Samsung (Seoul, South Korea) have to offer both capabilities to their customers, more semiconductor manufacturers are considering offering the best-of-both-worlds.
Freescale Semiconductor, Inc. (Austin, Texas), for instance, has just revealed to EE Times that it is using FinFETs for the 14-to-16 nanometer node as well as FD-SOI for 28-nanometer to achieve the same goal—faster speed and lower power consumption—but for different segments of their semiconductor portfolios. They are also toying with the idea of combining the two for next-generation semiconductor nodes.
To read the full article, click here
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- AmberSemi Announces Silicon Tape-Out of PowerTile™ Vertical Power Solution for AI Data Centers
- Arasan's ultra low power MIPI D-PHY IP achieves ISO26262 Certification
- Ceva Wi-Fi 6 and Bluetooth IPs Power Renesas’ First Combo MCUs for IoT and Connected Home
- Renesas Develops 3nm TCAM Technology Combining High Memory Density and Low Power, Suitable for Automotive SoCs
Latest News
- ASICLAND Partners with Daegu Metropolitan City to Advance Demonstration and Commercialization of Korean AI Semiconductors
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI