Elliptic Technologies Shatters Industry Latency Benchmark With New Ethernet Security Engine
April 26, 2010 – Ottawa, Canada: Security IP provider Elliptic today announced that it has released the LLP-06 Ultra Low Latency MACsec security engine which offers a dramatic 30 percent improved latency (delay) performance over existing solutions available today.
The widespread deployment of security in LAN and MAN networks has been slowed by the lack of a security engine that would not impair the performance of the network for use in data center applications or with delay sensitive video and voice traffic. By reducing latency by over 30 percent, Elliptic has removed a significant barrier to widespread deployment of security in these high-performance networks by allowing MACsec to be implemented in PHY devices as well as Ethernet switch chips.
Security can now be deployed in high speed local area network (LAN) Ethernet switches and Metropolitan Area Network (MAN) systems to ensure that critical information is secure from interception or corruption.
“Elliptic is proud to have worked together with major industry players in the development of the 802.1AE MACsec standard through the efforts of our CTO Mike Borza” said Richard White, President and CEO of Elliptic Technologies. “This breakthrough on latency achieved in the LLP-06 paves the way for widespread use of security technology in demanding LAN and MAN applications offering users assurance that sensitive personal and corporate data will not be compromised.”
The International Electrical and Electronics Engineering (IEEE) 802 LAN/MAN Standards Committee ratified Std 802.1AE - Media Access Control (MAC) Security on June 8th 2006. It defined a new protocol which operates transparently to Ethernet clients for backward compatibility and simple upgrade of existing networks to incorporate these new security capabilities. The standard specifies user data confidentiality, frame data integrity and data origin authenticity through a high speed authenticating cipher known as AES-GCM. Elliptic's industry leading engine is capable of achieving less than 70 ns latency per direction for a 10 Gbps full-duplex solution, but it can be configured to achieve throughput as high as 20 Gbps. This makes the engine ideal for applications in switch, MAC System-on-Chip and PHY circuit designs.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- CAST adds Ascon Lightweight Encryption Engine to Security IP Cores Line
- Comcores Unveils Industry-First MAC Privacy Protection IP for Enhanced Ethernet Security
- Tensilica's ConnX D2 DSP Engine Combines Outstanding Performance, Compact Size, and Easy Programmability
- Tata Elxsi's DSP Software Solutions Available for Tensilica's ConnX D2 DSP Engine
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs