ESC video special: Xilinx talks programmable logic
SAN JOSE, Calif. -- April 05, 2007 -- Executives from programmable logic specialist Xilinx Inc. spoke with EE Times editor-in-chief Brian Fuller during the Embedded Systems Conference Silicon Valley here.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
Related News
- Menta Delivers Industry's Highest Performing Embedded Programmable Logic IP for SoCs
- Gowin Semiconductor Unveils the Latest Embedded Memory Products for their Families of Programmable Logic Devices
- Xilinx and Huawei Announce the First FPGA Cloud-based Real-time Video Streaming Solution in China
- Gowin Semiconductor Brings Ultra Low Power Programmable Logic Devices To Market
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP