DOLPHIN Integration promotes equivalence checking for multi-level modeling
Grenoble, France, April 30, 2010 -- System-On-Chip (SoC) are becoming more and more complex and their simulation takes ever longer. In order to optimize the tradeoff between accuracy and simulation speed, the appropriate solution is to model the different blocks of the SoC at different abstraction levels. For example, in a mixed-signal SoC, some components can be modeled in SPICE for best accuracy, whereas other components can be modeled in behavioral languages such as Verilog and VHDL, or their analog equivalents Verilog-A and VHDL-AMS. What is at stake with this approach is to ensure that the behavioral model of a component and its structural representation behave equivalently in some sense, either way, thereby enabling the use of behavioral models for blocks within complete SoC simulations.
In addition to its capabilities to simulate mixed-signal and multi-language designs, SMASH allows performing template-based equivalence checking between models at different levels of abstraction, or with respect to a specification or a given standard. The template can be either the written description of the specification/standard or the result of a reference simulation, whereas the profile to compare is either the result of a simulation or the result of some post-processing, such as an FFT or Jitter extraction.
For standard cell and memory designers, thanks to an extended support of vector files (.vec), it is easy to define patterns to apply to logic designs, whether simulated at the logic behavioral or structural levels or at the electrical level in SPICE, as well as the expected output templates. Warning messages enable to quickly identify which signals violate the templates and when.
For analog designers, based on the existing powerful measurement and extraction capabilities of SMASH, the upcoming Spring release will extend equivalence checks for analog and electrical signals.
For more information on equivalence checking, feel free to download the presentation sheet or contact Nathalie Dufayard at solutions@dolphin-integration.com
The free discovery options of SMASH are available for download at: http://www.dolphin.fr/medal/smash/smash_download.php
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Design VERIFYer 3.0 Increases Avant!'s Lead in Formal Equivalence Checking
- Actel and Prover Technology Announce Equivalence Checking Support for Actel Design Flows
- Synopsys Speeds Equivalence Checking by 2X at Nuvoton
- OneSpin Solutions Adds RTL-to-RTL Equivalence Checking to Product Family
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost