End-to-end design and verification for PCIe 6.0
By Nick Flaherty, eeNews Europe (July 10, 2023)
PCI Express (PCIe) 6.0 is gaining traction in AI, HPC, and data centres, operating at 64GT/s, twice as fast as the previous generation. Network servers, SSDs, switches, and AI accelerators are all early adopters of PCIe 6.0, and network interface cards (NIC) and CPU host chips are on the horizon.
PCIe 6.0 is a transformative serial bus interface technology, a kind of sea change in interconnect based on several technological shifts in this version of the specification, say Gary Ruggles, Senior Product Manager and Madhumita Sanyal, Sr. Staff Technical Product Manager at Synopsys.
PAM-4 pulse amplitude signaling at four voltage levels produces three eyes, a shift from traditional non-return to zero (NRZ) signaling. Precoding and forward error correction (FEC) will reduce errors for analog and digital, respectively. This delivers 64GT/s bandwidth with low latency.
Flow control unit (FLIT) packet delivery is a new architecture for packet delivery (required due to the FEC) not only supports the increased bandwidth but also enables your system to support it.
The L0p low-power state allows some lanes to go into a sleep mode as bandwidth requirements decrease in the system. This gives you the ability to optimize your power consumption while never shutting down the link.
To read the full article, click here
Related Semiconductor IP
- PCIe 6.0 PHY, SS SF2A x4 1.2V, N/S for Automotive, ASIL B Random, AEC-Q100 Grade 2
- PCIe 6.0 PHY G2 , SS SF4X x4, North/South (vertical) poly orientation
- PCIe 6.0 PHY, TSMC N3A x4 1.2V, North/South (vertical) poly orientation for Automotive, ASIL B Random, AEC-Q100 Grade 2
- PCIe 6.0 Integrity and Data Encryption Security Module
- PCIe 6.0 / CXL 3.0 PHY & Controller
Related News
- SmartSoC Solutions Partners with Cortus to Advance Chip Design and Manufacturing for SIM Cards, Smart Cards, Banking Cards, and E-Passports in India
- Andes and Arculus System Collaborate to Integrate iPROfiler™ into AndeSysC, Expanding Virtual Platform Support for RISC-V SoC Design
- PLDA Announces Robust Verification Toolset, Increasing Design Accuracy and Reducing Time-to-Production for Next Generation SoCs with CXL, PCIe 6.0 or Gen-Z Interconnect
- Alphawave and PLDA Announce a Collaboration to Create Tightly-Integrated Controller and PHY IP Solutions for Interconnects Including PCIe 5.0, CXL and PCIe 6.0
Latest News
- SEALSQ and IC’Alps Unify Expertise to Deliver Integrated Post-Quantum Cybersecurity and Functional Safety for Autonomous Vehicles
- PUFsecurity’s PUFrt Anchors the Security of Silicon Labs’ SoC to Achieve the Industry’s First PSA Certified Level 4
- The next RISC-V processor frontier: AI
- PQShield joins EU-funded FORTRESS Project: Pioneering Quantum-Safe Secure Boot for Europe’s Digital Future
- PQSecure Achieves NIST CAVP Validation