ESL: Where are we and where are we going
(02/09/2009 12:00 AM EST)
Electronic System Level (ESL) design is a 21st century phenomenon. Although other disciplines that have used computer-aided-design methods have done system-level design for years, electronic designers have begun to employ this method only recently. From the very beginning of the industrial semiconductor era, now over fifty years old, engineers have paid more attention to structures in silicon than to system architecture. Methods have grown bottom-up, from mylar strips to gates, to registers, to functional blocks. EDA tools have naturally followed the same evolution.
The phenomenal progress of semiconductor fabrication processes that in general allowed engineers to double the number of transistors on the same silicon area every other year or so, known popularly as Moore's Law, made it possible to increase the complexity of designs that could be implemented on the same die. The size of designs first outgrew what a single human brain could comprehend when considering only logic gates, and finally what could be described using register transfer level (RTL) methods. What is not often remembered is that it took approximately 25 years for engineers to begin using hardware description languages to design ICs, and approximately another 25 years before the first use of system-level languages.
Related Semiconductor IP
- JESD204D Transmitter and Receiver IP
- 100G UDP IP Stack
- Frequency Synthesizer
- Temperature Sensor IP
- LVDS Driver/Buffer
Related News
- Electronic System Design Industry Posts Record $4.7 Billion in Revenue in Q3 2023, ESD Alliance Reports
- Electronic System Design Industry Posts $4.4 Billion in Revenue in Q4 2023, ESD Alliance Reports
- Electronic System Design Industry Posts $4.5 Billion in Revenue in Q1 2024, ESD Alliance Reports (PRNewsfoto/SEMI)
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers