Industry View: Doug Wong of Toshiba on the Future of Memory
Kristin Lewotsky
EETimes (7/12/2013 03:45 PM EDT)
To read the full article, click here
Related Semiconductor IP
- Hyper-Bandwidth Multichannel Memory Subsystem
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- Flash Memory LDPC Decoder IP Core
- HYPERBUS™ Memory Controller
- High Bandwidth Memory 3 (HBM3/3E) IP optimized for Samsung SF4X
Related News
- The Future of Semi Innovation from Disruptive Memory to Chiplets with Alphawave Semi
- RISC-V: Shaping the Future of Mobility with Open Standards and Strong Partnership
- Chips&Media and Visionary.ai Unveil the World’s First AI-Based Full Image Signal Processor, Redefining the Future of Image Quality
- Letter to the editor: Golf more fun than IP (Doug McKenney, LSI)
Latest News
- ZeroPoint Technologies Appoints Brett Cline as Chief Executive Officer
- Neurophos Secures $110 Million Series A to Launch Exaflop-Scale Photonic AI Chips
- Akeana tapes out highest performance RVA23 Alpine test chip
- Access Advance Closes 2025 with Record Quarter: Eight Major Licensees, 100% Renewal Rate, Litigations Resolved
- AheadComputing Inc. Raises Additional $30M Seed2 Round to Reimagine CPU Architecture