Industry View: Doug Wong of Toshiba on the Future of Memory
Kristin Lewotsky
EETimes (7/12/2013 03:45 PM EDT)
To read the full article, click here
Related Semiconductor IP
- Hyper-Bandwidth Multichannel Memory Subsystem
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- Flash Memory LDPC Decoder IP Core
- HYPERBUS™ Memory Controller
- High Bandwidth Memory 3 (HBM3/3E) IP optimized for Samsung SF4X
Related News
- The Future of Semi Innovation from Disruptive Memory to Chiplets with Alphawave Semi
- Chips&Media and Visionary.ai Unveil the World’s First AI-Based Full Image Signal Processor, Redefining the Future of Image Quality
- Passing the Torch: Reflections on ARC’s Journey and the Future of Specialized Processing
- Chips&Media Accelerates WAVE-N Ecosystem: Redefining the Future of Next-Generation Customized NPUs
Latest News
- Seligman Ventures Leads Cognichip’s $60M Series A to Back Physics-Informed AI for Chip Design, Intel CEO Lip-Bu Tan and Seligman Ventures’ Umesh Padval Join the Board
- SEMI Projects Double-Digit Growth in Global 300mm Fab Equipment Spending for 2026 and 2027
- Intel to Repurchase 49% Equity Interest in Ireland Fab Joint Venture
- AGI CPU: Arm’s $100B AI Silicon Tightrope Walk Without Undermining Its Licensees
- EnSilica selected for UK CHERI Adoption Collective