Dolphin Integration and IBM accelerate mixed signal SoC verification through "dynamic Specification Rule Checking"
GRENOBLE, France - September the 24th, 2002 - Thanks to its competencies both as a Virtual Component provider and as an EDA provider, Dolphin Integration provides its customers with innovative solutions to facilitate the integration and verification of Virtual Components within a System-on-Chip.
IBM's FoCs which is a converter from the Sugar assertion language to the Verilog and Vhdl design languages, combined with Dolphin's SMASH, a single engine mixed signal multi level simulator, enables designers to develop checkers in SUGAR and integrate them both in Verilog and VHDL simulations.
It thereby provides assertion checks beyond the mere testbench and enabling verification throughout SoC integration. Furthermore, the non exhaustiveness of behavioral models is no longer a problem as rules which are too difficult to verify in the models can now be provided as add-on checkers, for instance to verify that synchronisation signals meet the specifications.
Thus, SUGAR checkers extend the SMASH Platinum simulator dynamic Electrical Rules Checking to dynamic Specification Rule Checking (dSRC(TM)), paving the way for future extensions to analog & mixed signal verification.
More information on :
http://www.dolphin-integration.com/medal/smash/smash_flash.html
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- Siemens' state-of-the-art Symphony Pro platform expands mixed signal IC verification capabilities
- Cadence Unveils New Palladium Z2 Apps with Industry's First 4-State Emulation and Mixed-Signal Modeling to Accelerate SoC Verification
- TransEDA adds SystemVerilog support and Advanced Rule checking to its leading Verification Navigator tool suite
- IBM Announces Industry's Densest, Fastest On-Chip Dynamic Memory in 32-Nanometer, Silicon-on-Insulator Technology
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale