Aldec Adds DO-254/ED-80 Library to HDL Design Rule Checker
HENDERSON, Nev.-- December 10, 2009--Aldec Corporation, a leader in RTL Simulation and Electronic Design Automation (EDA), announces today its latest Design Rule Checking application, ALINT™ 2009.10. The product includes “best-practice” design rules for fast design closure of safety critical DO-254/ED-80 Avionics designs. ALINT 2009.10 offers a set of VHDL or Verilog® design rules optimized to detect HDL code, design and verification issues including: design recoding practices, design reviews and safe synthesis guidelines. The new DO-254 design rule plug-in provides guidance to help achieve DO-254/ED-80 compliance for FPGA designs that reside within a system.
Availability
ALINT 2009.10 with VHDL or Verilog DO-254 design rule plug-in is available today and is sold directly from Aldec and its authorized worldwide distributors. For more product information, visit http://www.aldec.com/alint/. To download a free 10-day evaluation copy today, please visit http://www.aldec.com/Downloads/default.aspx.
About ALINT
ALINT is Design Rule Checking software for fast design closure. ALINT analyzes and detects issues early in the design and verification cycle, and checks HDL source code of complex ASIC, FPGA and SOC designs. It detects such problems as poor coding styles, improper clock and reset management, simulation and synthesis problems, poor testability and source code issues throughout the design flow.
About Aldec
Aldec Corporation is an industry-leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Design Rule Checking, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions.
Related Semiconductor IP
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
Related News
- DualSoft announces ReviewVHDL[tm] - VHDL design rule checker Extensible RTL design rule checker enables enterprise-wide reuse
- OpenMORE RTL Rule Checker from Interra Accelerates Evaluation and Assessment of Reusable IP From Months to Days
- OpenMORE RTL Rule Checker from Interra Accelerates Evaluation and Assessment of Reusable IP From Months to Days
- DualSoft announces Verilog Code Review Free on the Web: Enables online evaluation of its ReviewVer design rule checker
Latest News
- Cassia Proposes ‘Better Math’ for AI Efficiency
- QuickLogic Announces $1M eFPGA Hard IP Contract for Data Center ASIC
- Creonic Updates Doppler Channel IP Core with Extended Frequency Band and Sampling Range
- TSMC Price Hikes End the Era of Cheap Transistors
- Analogue Insight IP Group Launches Analogue Insight SAFE in Portland, Oregon to Deliver Certification-Grade Security IP for Next-Gen SoCs and Chiplets